

A 2.4GHz Low Power Highly Linear Mixer for Direct-Conversion Receivers

Jenn-Tzer Yang, Yu-Min Mu, Ming-Jeui Wu, Yuan-Hao Lee, and Yi-Yuan Huang

Abstract - In this paper, a 2.4GHz low power down-conversion mixer with high linearity for direct-conversion receivers based on a standard 0.18 μ m CMOS technology is proposed. In the circuit design, Gilbert cell architecture and Common-Gate configuration are used. A simple buffer is applied in the IF output of mixer. Simulation results show that the mixer can operate at 2.4GHz and obtain the conversion gain of 11.08dB and the IIP3 of 13.64dBm. The return-loss and the noise figure (NF) are below -28dB and about 14dB, respectively. The low power highly linear mixer consumes around 3.99 mW from 1.8-V power supply.

Keyword— Low Power, High Linearity, Mixer, Direct Conversion, Receivers.

I. INTRODUCTION

In recently years, CMOS RF integrated circuits (RFIC) for wireless communication in the 2.4 GHz frequency range have gained much interest owing to their potential low cost and the prospect of system level integration. The most challenging building block in the front-end receiver is the mixer. The popularity of direct conversion architecture has been increased because of possibility for low power, low cost, and system-on-chip (SOC). In mixer design, the characteristics of the linearity, the noise figure will affect the performance of front-end receiver.

In this paper, a low power highly linear for down-conversion mixer using TSMC 0.18- μ m COMS technology operated in 2.4GHz frequency bands is proposed. The organization of this paper is described as follows. In section 2, the high linearity low power mixer circuit design is presented. Simulation results of the proposed mixer are indicated in section 3. Finally, the conclusion is summarized in section 4.

Jenn-Tzer Yang is with the Ming Hsin University of Science and Technology, Department of Electronics Engineering (e-mail: yjn@must.edu.tw)
 Yu-Min Mu is with the Ming Hsin University of Science and Technology, Department of Electronics Engineering (e-mail: c95030020@std.must.edu.tw)
 Ming-Jeui Wu is with the Ming Hsin University of Science and Technology, Department of Electronics Engineering (e-mail: mrwu@must.edu.tw)
 Yuan-Hao Lee is with the Ming Hsin University of Science and Technology, Department of Electronics Engineering (e-mail: c95030019@std.must.edu.tw)
 Yi-Yuan Huang is with the Ming Hsin University of Science and Technology, Department of Electronics Engineering (e-mail: c95030003@std.must.edu.tw)




Fig. 1 Traditional Gilbert-Cell Mixer

II. MIXER DESIGN

In active mixer designs, the Gilbert-cell mixer commonly used for frequency conversion in most wireless communication systems, shown in Fig. 1. The Gilbert-cell topology has the linearity problems due to the number of stacked transistors. In order to solve the linearity problem, using parallel transistor in transconductance stage and the common-gate configuration to increase the linearity. In addition, a simple buffer is applied in the IF output to increase conversion gain. The down-conversion mixer is also obtained low noise figure and enough conversion gain.

A. Common-Gate Input Transconductance Stage

The circuit schematic is shown in Fig. 2. The common gate input stage is introduced to control the input impedance [2]. Common-gate topology decreases the gain but increases the linearity of the mixer. M_3 and M_4 are the trans-conductance transistors which convert the RF voltage to current. This conversion is necessary as Gilbert-cell is a current based mixer. The transistors $M_7 - M_{10}$ are all biased at near pinch-off region to act as switches and steer the currents depending on the LO signal. The chopping action of $M_3 - M_4$ transistors causes RF signal and LO signal to get multiplied. The transistors M_{13} and M_{14} act as a active load can get a better current control.

The circuit has two current sources. The bottom current sources ($M_1 - M_2$) are to provide a bias currents and high impedance at the sources of the transistors. A simple buffer consisting of M_{15} and M_{16} is used to promote conversion gain.




Fig. 2 Circuit schematic of the doubly balanced Gilbert-cell mixer, consisting of a Gilbert-cell core, two common gate input stage, and a simple buffer.

B. Parallel Transistor In Input Transconductance Stage

Refer to MGTR (Multiple Gate Transistor Method) [1] architecture shown in Fig. 3. This method not used passive component and has been better linearity. The transistors M_4 and M_5 are applied in input transconductance stage, using M_3 - M_4 , and M_5 - M_6 produced differential signal to offset interference signal and to increase linearity in Fig 4. The C_1 and C_2 is added for impedance transformation and to get a better isolation.




Fig. 4 Schematic of the proposed mixer

III. SIMULATION RESULTS

The proposed low power highly linear direct conversion mixer were designed in standard TSMC 0.18-um CMOS technology. The simulation tool of ADS (advanced design system) is applied in these designs. The mixer operated in 2.4GHz frequency bands. As can be seen Fig 3, the MGTR (Multiple Gate Transistor Method) [1] architecture proposed in Fig 4, can provide good linearity compared to traditional common-gate mixer in Fig. 2 much higher IIP3 13dBm and achieved low power in table 1. The comparisons of performance are listed in table 2. Compare with previous publishes [3-6] the overall performances appear very good.




Fig. 3 MGTR CIRCUIT

	COMMON-GATE INPUT TRANSDUCTOR STAGE	PARALLEL TRANSISTOR IN INPUT TRANSDUCTANCE STAGE
Process	0.18um	
Supply Voltage	1.8V	
RF Frequency	2.4GHz	
LO Frequency	2.3GHz	
IF Frequency	100MHz	
Conversion Gain	11.41(dB)	11.08(dB)
IIP3	8.40(dBm)	13.64(dBm)
Input Return Loss	-29.07(dB)	-28.52(dB)
RF-IF Isolation	-52.91(dB)	-52.77(dB)
LO-IF Isolation	-50.88(dB)	-50.87(dB)
LO-RF Isolation	-25.60(dB)	-25.25(dB)
Noise Figure	14.54(dB)	14.46(dB)
Power	3.96mW	3.99mW

Table 1 Performance of Mixer

	This work	[3]	[4]	[5]	[6]
Process	0.18um	0.18um	0.18um	0.18um	0.18um
RF Frequency	2.4GHz	2.4GHz	2.4GHz	2.4GHz	2.4GHz
Conversion Gain	11.08(dB)	19(dB)	9(dB)	15.7(dB)	4(dB)
IIP3	13.64(dBm)	-12.5(dBm)	0.5(dBm)	1(dBm)	8.5(dBm)
Input Return Loss	-28.52(dB)	-	<-10(dB)	-	-
RF-IF Isolation	-52.77(dB)	<-20(dB)	<-12(dB)	-	-
LO-IF Isolation	-50.87(dB)	<-20(dB)	<-12(dB)	-	-
LO-RF Isolation	-25.25(dB)	<-20(dB)	<-12(dB)	-	-
Noise Figure	14(dB)	-	10.32(dB)	12.9(dB)	-
Supply Voltage	1.8V	1.8V	1.8V	1.8V	1.2V
Power	3.99mW	-	28.8mW	16.2mW	6mW

Table 2 Comparisons of mixer performance

In the Fig.5 and 6 display the conversion gain of the direct-conversion mixer of common-gate and the proposed mixer for 2.4GHz frequency band. The conversion gain can achieve 11.41dB and 11.08dB respectively.




Fig. 5 Conversion gain of Common-Gate input transconductance stage.




Fig. 6 The Conversion gain of proposed mixer

In Figure 7 and 8, the IIP3 is measured by two tone, 2.405GHz and 2.395GHz, after testing output power and

inter-modulation distortion (IM3) power, we can calculate the IIP3 by :

$$IIP3 = P_{in} + \frac{\Delta P}{2} \quad (1)$$

As can be seen from Fig 7-Fig 8, the proposed mixer in Fig 4, the linearity is improved. The IIP3 can achieve 13.64dBm.




Fig. 7 IIP3 of the traditional common-gate mixer




Fig. 8 IIP3 of the proposed mixer




Fig. 9 Input return loss of the common-gate mixer




Fig. 10 Input return loss of the proposed mixer in 2.4GHz

Fig. 9-10. shows the return loss at RF port versus frequency.

IV. CONCLUSION

In this study, a low power highly linear direct conversion mixer with low power consumption is obtained. The mixer operated at 2.4GHz, which designed in 0.18um COMS process. In order to achieve impedance matching and to decrease passive components, common-gate is applied. Fig.8 Linearity is improved by referring to MGTR (Multiple Gate Transistor Method) [1] architecture, shows an excellent performance. In this direct conversion mixer, operating frequencies of 2.4GHz, it achieved a conversion gain is 11.08dB, IIP3 is 13.64dBm and the low power can be obtained. Furthermore, under 1.8V DC power supply the constant low power consumption is 3.99 mW.

REFERENCES

- [1] T.W. Kim, B. Kim, and K. Lee, "Highly Linear Receiver Front-End Adopting MOSFET Transconductance Linearization by Multiple Gated Transistors" 2004.
- [2] A. Rofougaran, J.Y.C. Chang, M. Rofougaran and A.A. Abidi, "A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless Receiver," *IEEE Journal of Solid-State Circuits*, vol. 31, pp. 880-889, July 1996.
- [3] Meng, C.C.; Xu, S.K.; Wu, T.H.; Chao, M.H.; Huang, G.W.; "A High Isolation CMFB Downconversion Micromixer Using 0.18-um Deep N-well CMOS Technology" *Radio Frequency Integrated Circuits (RFIC) Symposium*, 2003 IEEE, 8-10 June 2003 Pages:619-622.
- [4] Chikuang Yu; O, K.K.; "Evaluation of Utilizing 0.18um PMOS Transistors in a 2.4-GHz Receiver" *Radio Frequency Integrated Circuits (RFIC) Symposium*, 2004. Digest of papers. 2004 IEEE 6-8 June 2004 Page(s):555 - 558.
- [5] V. Vidojkovic, et al., "A low voltage switching mixer in 0.18 - um CMOS". *IEEE J. Solid-State Circuits*, vol. 33, pp. 1259 - 1264, June 2005.
- [6] Hong Qi Chen Junning Pan Hao Meng Jian, "A 1.2V Highly Linearity Mixer Design" *IEEE* 2007.