INTERNATIONAL JOURNAL OF COMPUTERS
Issue 3, Volume 1, 2007

An Efficient Model Checking Using Check-Points Extraction Method

Chikatoshi Yamada, Yasunori Nakaga, and Mototsune Nakahodo

***Abstract*—Recently, model checking has played an important role in design of embedded systems, complex systems, and other critical systems. However, it is inefficiency to verify the entire systems. This article considers the case where designers of systems can extract check-points easily in model checking of formal verification. Moreover, we propose a method by which temporal formulas can be obtained inductively for specifications in model checking. Finally, we demonstrate verification results for some arbitration modules by NuSMV model checking tool.**

***Index Terms*—Model checking, Linear temporal logic, Check-points extraction method.**

I. Introduction

TODAY, industrial designs are becoming more and more complex as technology advances and demand for higher performance increases. Especially, hardware and software systems are widely used in applied field where no failure is permitted: telephone switched network, electronic commerce, and medical equipment, etc. The validity of a design accompanies checking whether the physical design satisfies its specification. In traditional design flow, validation is accomplished through simulation and testing. Some errors inside a design may exhibit nondeterministic behaviors, and therefore, will not be reliably repeatable. This makes testing and debugging using simulation difficult. Also, exhaustive testing for nontrivial designs is generally infeasible, therefore, testing provides at best only a probabilistic assurance[1].

In design of complex and embedded systems and other critical systems, model checking has played an important role. Model checking in formal verification ascertains whether designed systems can be executed or specified. Various formal methods for verification have been studied[1], [2], [3], [4]. However, formal verification has problems of its own class too. The major problem with automatic formal verification is that a large amount of memory and time is often required, because the underlying algorithm in these methods usually involves systematic examination of all reachable states of the system to be verified. As the number of reachable states increases rapidly with the size of the system, the basic algorithm by itself becomes impractical: the number of states for the system is often too large to check exhaustively within the limited time and memory that is available. This phenomenon is known as the state space explosion problem[1], [2].

In this research, we focus on specification process of model checking in formal verification shown in **Fig.1**, and to propose a new method which can extract verification check-points inductively from modeling systems. System designers can easily derive check-points of verified systems by using the method. The rest of this article is organized as follows: In section 2, Model Checking, Temporal Logic, Signal Transition Graph are briefly explained, and in section 3 our proposed Check-Points Extraction Method is described by means of procedure of specification. Moreover, some benchmarks are used for verification to compare by NuSMV model checking tool in section 4. Finally, we summarize the discussion in section 5.

Chikatoshi Yamada is with the Department of Information and Communication Systems Engineering, Okinawa National College of Technology, 905 Henoko, Nago, Okinawa 901-2192, Japan. (corresponding author to provide phone: +81-980-55-4149; fax: +81-980-55-4149; e-mail: cyamada@okinawa-ct.ac.jp).

Yasunori Nagata and Mototsune Nakahodo are with the Department of Electrical and Electronics Engineering, University of the Ryukyus, 1 Senbaru, Nishihara, Nakagami, Okinawa 903-0213, Japan.

Manuscript received March 9, 2007; revised June 13, 2007

II. Preliminaries

A. Model Checking

The principal validation methods for complex systems are simulation, testing, deductive verification, and model checking. Simulation and testing both involve making experiments before deploying the system, testing is performed on the actual product. In the case of circuits, simulation is performed on the design of the circuit, whereas testing is performed on the circuit itself. In both cases, these methods typically inject signals at certain points in the system and observe the resulting signals at other points. These methods can be a cost-efficient way to find many errors. However, checking all of the possible interactions and potential pitfalls using simulation and testing techniques is rarely possible. Formal verification attempts to overcome the weakness of non-exhaustive simulation by proving the correspondence between some abstract specification and the design in hand.

An important issue in specifications completeness. Model checking provides means for checking that a model of the design satisfies a given specification, but it is impossible to determine whether the given specification covers all the properties that the system should satisfy.

- *Safety property* expresses that, under certain conditions, nothing bad *will happen*.
- *Liveness property* express that, under certain conditions, something good *will eventually happen*.

In this article, behaviors of a system are specified by temporal formulas.

B. Temporal Logic

Temporal logic[1], [2], [4], [8] is a formalism for describing sequences of transitions between states in a reactive system.



Fig. 1. The framework of proposed method.

In the temporal logics that we will consider, time is not mentioned explicitly; instead, a formula might specify that *eventually* some designated state is reached, or that an error state is *never* entered. Properties like *eventually* or *never* are specified using special *temporal operators*. These operators can also be combined with boolean connectives or nested arbitrarily. Temporal logics differ in the operators that they provide and the semantics of those operators. Its operators mimic linguistic constructions (the adverbs "always" , "until" , the tenses of verbs, etc.) with the result that natural language statements and their temporal logic formalization are fairly close. Finally, temporal logic comes with a formal semantics, an indispensable specification language tool. Here, *Linear Temporal Logic* in temporal logic will be explained in following section.

1) Linear Temporal Logic(LTL): Temporal logic allows us to formalize the properties of a run unambiguously and concisely with the help of a small number of special temporal operators. Most relevant to the verification of asynchronous process systems is a specific branch of temporal logic that is known as linear temporal logic(LTL), commonly abbreviated as LTL. The semantics of LTL is defined over infinite runs. With help of the stutter extension rule, however, it applies equally to finite runs[1]. Here we give descriptions of LTL. LTL is a sort of temporal logic, which has the following formulas:

- $\Box\ q$: means that q always holds for all successor states on a certain path.
- $\Diamond\ q$: represents that q must be sometimes true for only one successor state of the path, and is similar to the formula which expresses future in linear temporal logic.
- $p\mathbf{U}q$: is that p must be true on the path states, beginning at the current state, until q becomes true.
- $\mathbf{X}p$: then simply states that p is true in the immediately following state of the run.

The correctness of properties to be verified is usually specified in LTL. The LTL is extending propositional logic with temporal operators that express how propositions change their truth values over time. Here we use temporal operators: Operators $\Box$, $\Diamond$, and **X** meaning *globally, sometime in the future*, and *next time*, respectively.

C. Signal Transition Graph

In order to describe highly concurrent systems, graph-based specification methods have been widely used. An Signal Transition Graph (STG)[6], a labeled interpreted Petri Net[7], has been considered as a well-suited specification method to describe asynchronous circuits.

Definition 1: **(Petri Net (PN)).** A *Petri Net* is a bipartite directed graph consisting of 4-tuple $\sum = (P, T, F, m_0)$, where

1. P is a finite set of places.
2. T is a finite set of transitions, satisfying $P \cap T = \phi$ and $P \cup T = \phi$.
3. F is a flow relation $F \subseteq (P \times T) \cup (T \times P)$, specifies binary relation between transitions and places.
4. m_0 is the initial marking of the PN.

When transitions are interpreted as rising and falling transitions of signals of a control circuit, an STG is one interpretation of a PN.

Definition 2: **(Signal Transition Graph (STG)).** Let J be a set of signals of a network, A *Signal Transition Graph* defined on J is a Petri Net $\sum_J = \langle\ P, T, F, M_0\ \rangle$ with $T : J \rightarrow \{\ +\ ,\ -\ \}$.

Each transition of the STG is interpreted as a rising transition or a falling transition of a signal.

Consider an arbiter module shown in **Fig.2**. An STG for the arbiter module is shown in **Fig.3**, where '+' mean a rising edge and '-' means a falling edge of a certain signal, respectively. This example uses two signals **u0** and **u1**. Black circle on a transition edge indicates a token. A transition is enabled when all input places have at least one token. When an enabled transition fires, it removes one token from each input place and adds one token to each output place.

III. Check-Points Extraction Method

A. Strong/Weak Temporal Order Relation

In verifying behaviors of a system, checking all signal events is inefficient. Reducing signal events to be checked is necessary for specifying behaviors of the system[8], [9]. Here, We consider a system which has 3-inputs (a , b , c) and 2-outputs (x , y) shown in **Fig.4**. Suppose that behaviors of the system occur as $a \rightarrow x \rightarrow b \rightarrow c \rightarrow y \rightarrow a$, repeatedly.

All relations of the signal events can be indicated as follows:

$\{(a\ ,\ x)\ ,\ (a\ ,\ y)\ ,\ (x\ ,\ b)\ ,\ (b\ ,\ c)\ ,\ (b\ ,\ y)\ ,\ (c\ ,\ y)\}$,



Fig. 2. An arbiter module.



Fig. 3. A signal transition graph for **Fig.2**

where (a , x) indicates that output x occur after input a . Although output y is not an immediate successor of input a , (a, y) can be considered because output y must occur after input a in the future. Definitions of *strong/weak temporal order relations* are as follows:

Definition 3: **(strong temporal order relation).** *A* strong temporal order relation *is any inverse input-output relation of event sequences.*

Here, we focus on relation (x , b). We notice that (x , b) indicates an inverse relation of input and output events. However, it is not necessary that input b must occur after output y in many cases excepting systems of 1-input and 1-output. Thus such an inverse input-output relation can be reduced by a *strong temporal order relation.*



Fig. 4. An example system.

Definition 4: **(weak temporal order relation).** *A* weak temporal order relation *is any relation of input signal events.*

Further, we focus on relation (b , c). We notice that the relation only indicates inputs. Output y is a successor of inputs b and c by relations (b , y) and (c , y). On the other hand, output y can occur by rendezvous of inputs b and c. Output y can occur independently of relation (b , c). Therefore, such a relation can be reduced by a *weak temporal order relation*.

Thus, behaviors of the system can be specified by introducing strong/weak temporal order relations as follows:

$$\{ (a , x) , (a , y) , (b , y) , (c , y) \}$$

Its specification shows that output x can occur after input a and output y can occur by rendezvous inputs a, b, and c.

B. Converting STG to State Graph

To explain the procedure of the proposed method, we especially consider an arbiter module shown in **Fig.2**. Thus we describe specification of temporal formulas for the arbiter module. The STG of the arbiter module can be drawn in **Fig.3**. Firing processes for the STG are indicated as **Fig.5**, where the initial state is **State0**. The states are connected with labeled edges as shown in **Fig.6** to represent order relations of events. Converting the STG to the state graph can be made by Petrify tool[10] automatically. A branch expression for **Fig.6** is shown in **Fig.7**. The procedure of the proposed specification method is described in the succeeding sections.

C. Procedure of Specification

In this section, we describe the procedure of the proposed specification method shown in **Fig.8**. This procedure corresponds to the part in the wavy arrow line in **Fig.1**. The procedure is composed of five steps shown in **Fig.8**. Here, we explain the procedure as follows:

[STEP.1]
In this step, event sequences are extracted from branch expression, for example, path (*A*), (*B*), (*C*), (*D*) and (*E*) are extracted from **Fig.7**.

(*A*) $\mathrm{u0}_{i+}$ $\mathrm{u0}_{o+}$ $\mathrm{u1}_{i+}$ $\mathrm{u1}_{o+}$ $\mathrm{u0}_{i-}$ $\mathrm{u0}_{o-}$ $\mathrm{u1}_{i-}$ $\mathrm{u1}_{o-}$
(*B*) $\mathrm{u0}_{in+}$ $\mathrm{u0}_{o+}$ $\mathrm{u1}_{i+}$ $\mathrm{u1}_{o+}$ $\mathrm{u0}_{o-}$ $\mathrm{u1}_{i-}$ $\mathrm{u0}_{i-}$ $\mathrm{u1}_{o-}$
(*C*) $\mathrm{u0}_{i+}$ $\mathrm{u0}_{o+}$ $\mathrm{u1}_{o+}$ $\mathrm{u0}_{i-}$ $\mathrm{u1}_{i+}$ $\mathrm{u0}_{o-}$ $\mathrm{u1}_{i-}$ $\mathrm{u1}_{o-}$
(*D*) $\mathrm{u0}_{i+}$ $\mathrm{u1}_{o+}$ $\mathrm{u0}_{o+}$ $\mathrm{u0}_{i-}$ $\mathrm{u1}_{i+}$ $\mathrm{u0}_{o-}$ $\mathrm{u1}_{i-}$ $\mathrm{u1}_{o-}$
(*E*) $\mathrm{u0}_{i+}$ $\mathrm{u1}_{o+}$ $\mathrm{u0}_{i-}$ $\mathrm{u0}_{o+}$ $\mathrm{u1}_{i+}$ $\mathrm{u0}_{o-}$ $\mathrm{u1}_{i-}$ $\mathrm{u1}_{o-}$

[STEP.2]
In this step, checked signal events can be reduced by introducing *strong/weak temporal order relations.*

(*A*) $\{(\mathrm{u0}_{i+} , \mathrm{u0}_{o+}), (\mathrm{u0}_{i+} , \mathrm{u1}_{o+}), (\mathrm{u1}_{i+} , \mathrm{u1}_{o+}),$
$(\mathrm{u1}_{i+} , \mathrm{u0}_{o-}), (\mathrm{u0}_{i-} , \mathrm{u0}_{o-}), (\mathrm{u0}_{i-} , \mathrm{u1}_{o-}),$
$(\mathrm{u1}_{i-} , \mathrm{u1}_{o-})\}$



Fig. 5. Firing processes for **Fig.3**.

(*B*) $\{(u0_{i+}, u0_{o+}), (u0_{i+}, u1_{o+}), (u0_{i+}, u0_{o-}), (u1_{i+}, u1_{o+}), (u1_{i+}, u0_{o-}), (u1_{i-}, u1_{o-}), (u0_{i-}, u1_{o-})\}$

(*C*) $\{(u0_{i+}, u0_{o+}), (u0_{i+}, u1_{o+}), (u0_{i-}, u0_{o-}), (u0_{i-}, u1_{o-}), (u1_{i+}, u0_{o-}), (u1_{i-}, u1_{o-})\}$

(*D*) $\{(u0_{i+}, u1_{o+}), (u0_{i+}, u0_{o+}), (u0_{i-}, u0_{o-}), (u0_{i-}, u1_{o-}), (u1_{i+}, u0_{o-}), (u1_{i+}, u1_{o-}), (u1_{i-}, u1_{o-})\}$

(*E*) $\{(u0_{i+}, u1_{o+}), (u0_{i-}, u0_{o+}), (u0_{i-}, u0_{o-}), (u0_{i-}, u1_{o-}), (u1_{i+}, u0_{o-}), (u1_{i-}, u1_{o-})\}$

[STEP.3]

In each path, if IO relation shows that there is immediate successor, specified as **X** operator, otherwise specified as $\Diamond$ operator.

(*A*) $\{\mathbf{X}(u0_{i+}, u0_{o+}), \Diamond(u0_{i+}, u1_{o+}), \mathbf{X}(u1_{i+}, u1_{o+}), \Diamond(u1_{i+}, u0_{o-}), \mathbf{X}(u0_{i-}, u0_{o-}), \Diamond(u0_{i-}, u1_{o-}), \mathbf{X}(u1_{i-}, u1_{o-})\}$

(*B*) $\{\mathbf{X}(u0_{i+}, u0_{o+}), \Diamond(u0_{i+}, u1_{o+}), \Diamond(u0_{i+}, u0_{o-}), \mathbf{X}(u1_{i+}, u1_{o+}), \Diamond(u1_{i+}, u0_{o-}), \Diamond(u1_{i-}, u1_{o-}), \mathbf{X}(u0_{i-}, u1_{o-})\}$

(*C*) $\{\mathbf{X}(u0_{i+}, u0_{o+}), \Diamond(u0_{i+}, u1_{o+}), \Diamond(u0_{i-}, u0_{o-}), \Diamond(u0_{i-}, u1_{o-}), \mathbf{X}(u1_{i+}, u0_{o-}), \Diamond(u1_{i-}, u1_{o-})\}$

(*D*) $\{\mathbf{X}(u0_{i+}, u1_{o+}), \Diamond(u0_{i+}, u0_{o+}), \Diamond(u0_{i-}, u0_{o-}), \Diamond(u0_{i-}, u1_{o-}), \mathbf{X}(u1_{i+}, u0_{o-}), \Diamond(u1_{i+}, u1_{o-}), \mathbf{X}(u1_{i-}, u1_{o-})\}$

(*E*) $\{\mathbf{X}(u0_{i+}, u1_{o+}), \mathbf{X}(u0_{i-}, u0_{o+}), \Diamond (u0_{i-}, u0_{o-}), \Diamond(u0_{i-}, u1_{o-}), \mathbf{X}(u1_{i+}, u0_{o-}), \mathbf{X}(u1_{i-}, u1_{o-})\}$

[STEP.4]

In all paths, relations of the same temporal operator and the same IO can be extracted. Otherwise only the same IO relation can be extracted. Since $\Diamond$ expresses "*sometime in the future*," the *next* operator **X** can be covered as $\mathbf{X} \subseteq \Diamond$ in order to apply



Fig. 6. A state graph for **Fig.3**.



Fig. 7. A branch expression for the state graph.

Partial Order Reduction. Thus, the extracted same IO relation can be gathered by $\Diamond$.

$$\Box [\Diamond(u0_{i+} , u1_{o+}) \vee \Diamond u1_{i+} , u0_{o-}) \vee \Diamond(u0_{i-} , u1_{o-}) \vee \Diamond(u1_{i-} , u1_{o-}) \vee \Diamond(u0_{i+} , u0_{o+}) \vee \Diamond(u1_{i+} , u1_{o+}) \vee \Diamond(u0_{i-} , u0_{o-}) \vee \Diamond(u0_{i+} , u0_{o-}) \vee \Diamond(u1_{i+} , u1_{o-}) \vee \Diamond(u0_{i-} , u0_{o+})]$$

[STEP.5]
In all paths, relations of the same output can be combined.

$$\Box [\Diamond(u0_{i+} , u0_{o+}) \vee \Diamond(u0_{i+} \wedge u1_{i+} , u0_{o-}) \vee \Diamond(u0_{i+} \wedge u1_{i+} , u1_{o+}) \vee \Diamond(u0_{i-} \wedge u1_{i+} , u1_{o-})]$$

Check-points can be extracted by repeating the above-mentioned steps. Finally, we can get temporal formulas only considering necessary signal events. For these formulas, signal transition graph can be indicated in **Fig.9**.



Fig. 8. Procedure of Specification.



Fig. 9. A reduced signal transition graph for **Fig.3** by check-points extraction method

IV. Verification Results

In this section, we show verification results for a shared resources access structure shown in **Fig.10**.

All these model verifications are performed on an 2.4GHz Core 2 Duo processor under Linux with 2GB of available RAM. In this article, all simulations are verified by NuSMV version 2.4.3[11].

For the structure, we report the number of OBDD nodes necessary to represent the corresponding structure, transitions, and memory required by the systems to analyze the structure shown in **Fig.11** and **Fig.12**. Here, `CPE` indicates verification results with check-points extraction method, and `Normal` indicates verification results without the method, respectively. For small models such as queue and mutex, results are not much different between the two methods. On the other hand, as the models become larger, the effect begins to appear in the results. It is remarkable especially for elevator control systems.

V. Conclusion

Formal verification plays an important role in large scale and complex systems. However, it is inefficiency to verify the



Fig. 10. A shared resources access structure.

entire systems. We proposed a method by which check-points can be obtained inductively for specifications in model checking. Users must generally know well temporal specification because the specification might be complex. Our proposed method can gain temporal formula specifications inductively. We aimed at input-output order relations for systems, not considering output-input order relations. Furthermore, we defined strong/weak temporal order relations in the procedure of specification. Weak temporal order relations include orders of inputs implicitly. Strong temporal order relations express inverse input-output order relations. We showed that the verification tasks are reduced for states, transitions, and memory with our proposed inductive specification method. System designers can easily lead complex temporal formulas by using the method. In verification results, especially, required memory was able to reduced for formal verification. Then, it is assumed to be research work in the future to verify more large scale systems.

REFERENCES

[1] E.M. Clarke, O. Grumberg, and D. A. Peled, *Model Checking*, MIT Press, 2001.
[2] T. Kropf, *Introduction to Formal Hardware Verification*, Springer, 1999.
[3] B. Berard, M. Bidoit, A. Finkel, F. Laroussinie, A. Petit, L. Petrucci, P. Schnoebelen, and P. McKenzie, *Systems and Software Verification: Model-Checking Techniques and Tools*, Springer, 2001.
[4] Kenneth L. McMillan, *Symbolic Model Checking*, Kluwer Academic Publishers, 1993.
[5] Dov M. Gabbay, Mark A. Reynolds, and Marcelo Finger, *Temporal Logic Mathematical Foundations and Computational Aspects*, Volume 2, Oxford Science Publications, 2000.
[6] Sung-Tae Jung and Chris J. Myers, "Direct Synthesis of Timed Circuits From Free-Choice STGs," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, Vol.21, No.3, pp.275–290, March 2002.
[7] Alex Yakovlev, Luis Gomes and Luciano Lavagno, *Hardware Design and Petri Nets*, Kluwer Academic Publishers, 2000.
[8] Chikatoshi Yamada, Yasunori Nagata, and Zensho Nakao, "Inductive Temporal Formula Specifications for System Verification," Journal of Advanced Computational Intelligence and Intelligent Informatics, Vol.9 No.3, pp.321-328, 2005.
[9] Chikatoshi Yamada, Yasunori Nagata, and Zensho Nakao, "An Efficient Specification for System Verification," Journal of Advanced Computational Intelligence and Intelligent Informatics, Vol.10, No.7, pp.931-938, 2006.



Fig. 11. Verification performance of `semaphore` by NuSMV: OBDD nodes(upper), amount of Memories(lower).

[10] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A.Yakovlev: "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," *IEICE Transactions on Information and Systems*, Vol.E80–D, No.3, pp.315–325, 1997.
[11] `http://nusmv.irst.itc.it/`

Chikatoshi Yamada received a B.E., an M.E., and D.E. degree from the University of the Ryukyus, Okinawa, Japan in 1998, 2000, and 2006, respectively. He was a Lecturer in Takushoku University Hokkaido College. Currently he is a Assistant Professor in the Department of Information and Communication Systems Engineering, Okinawa National College of Technology. His research interests include computer-aided logic design, formal design verification, and embedded systems. He is a member of IEEE Computer Society and IEICE.

Yasunori Nagata received his B.E. and M.E. degrees in electronics and information engineering from University of the Ryukyus, Okinawa, in 1984 and 1987, respectively. He received D.E. degree in computer science from Meiji University in 1996. He is currently a Professor in the Department of Electrical and Electronics Engineering, University of the Ryukyus. His main research interests are in asynchronous digital system design, fault-tolerant system, multiple-valued logic and temporal logic. Dr. Nagata is a member of IEEE and IEICE.



Fig. 12. Verification performance of `mutex` by NuSMV: OBDD nodes(upper), amount of Memories(lower).

Mototsune Nakahodo received a B.E. and an M.E. degree from the University of the Ryukyus, Okinawa, Japan in 2003, and 2005, respectively. Currently he is a doctoral student in the Department of Electrical and Electronics Engineering, University of the Ryukyus. His reseach interests are in asynchronous VLSI circuit, embedded system and software engineering.