

Analytical Modelling and Performance Analysis for Symmetric Double Gate Stack-Oxide Junctionless FET in Subthreshold Region

Md. Shafiqul Islam¹, Raisa Fabiha² and Chinmoy Nath Saha³

Department of Electrical and Electronic Engineering
Bangladesh University of Engineering and Technology
Dhaka, Bangladesh

islams@eee.buet.ac.bd¹, raisa.fabiha10@gmail.com², chinmoynath.eee@gmail.com³

Abstract—In this paper, we propose a two-dimensional analytical model of single material symmetric Double Gate Stack-Oxide Junctionless Field Effect Transistor (DGS-JLFET) for subthreshold region. This model has been investigated and expected to improve subthreshold characteristics and minimize short channel effects. The characteristics of DGS-JLFET are compared with those of the single material symmetric Double Gate Junctionless Field Effect Transistor (DG-JLFET). Our proposed DGS-JLFET exhibits higher I_{on}/I_{off} ratio, less subthreshold swing (SS) and less drain induced barrier lowering (DIBL) when compared to DG-JLFET.

Keywords—Double Gate Stack-Oxide Junctionless Field Effect Transistor (DGS-JLFET), Double Gate Junctionless Field Effect Transistor (DG-JLFET), short channel effect (SCE), on-off ratio (I_{on}/I_{off}), subthreshold swing (SS), drain induced barrier lowering (DIBL).

I. INTRODUCTION

With the decreasing dimension, various Short Channel Effects (SCE) like hot carrier injection, oxide leakage, Drain Induced Barrier Lowering (DIBL), Subthreshold Swing (SS) cause unwanted effects in MOSFET characteristics [1]-[3]. Junctionless transistor shows improved electrostatic characteristics like low DIBL, low leakage current, low SS, high I_{on}/I_{off} ratio [4]-[7]. Several researches have been done on different structures of Junctionless Field Effect Transistors [8]-[11]. But no established research has been done on single material symmetric Double Gate Stack-Oxide Junctionless Field Effect Transistor (DGS-JLFET). This work proposes a physics based 2-D electrostatic potential model in subthreshold region for DGS-JLFET structure. The performance analysis of subthreshold behavior (DIBL, SS and I_{on}/I_{off} ratio) has been made between our proposed model and DG-JLFET.

II. MODEL DEVELOPMENT

The cross-sectional view of an n-type DGS-JLFET used for our analytical modeling is shown in Fig. 1 where X-axis indicates the source to drain and Y-axis indicates top to bottom gate direction. The thickness of the source and drain regions are assumed to be zero to simplify our analytical model. The silicon substrate is heavily doped with n-type




Figure 1. Cross-sectional view of DGS-JLFET

impurity. L_g is the channel length, t_{si} is the channel thickness, t_{ox1} and t_{ox2} are respectively the top and bottom gate oxide thickness, V_{gs1} and V_{gs2} are respectively the top and bottom gate bias. The source is connected to ground and V_{ds} is applied to the drain.

2-D Poisson's equation for n-channel DGS-JLFET can be expressed as,

$$\frac{\partial^2 \phi(x,y)}{\partial x^2} + \frac{\partial^2 \phi(x,y)}{\partial y^2} = -\frac{qN_d}{\epsilon_{si}}, \quad \begin{matrix} 0 \leq x \leq L_g \\ 0 \leq y \leq t_{si} \end{matrix} \quad (1)$$

where $\phi(x,y)$ is the 2-D channel potential, q is the elementary charge, N_d is the uniform doping concentration in the channel region and ϵ_{si} is the dielectric constant of silicon. Assuming cubic potential distribution along the top to bottom gate direction, we can write

$$\phi(x,y) = c_0(x) + c_1(x)y + c_2(x)y^2 + c_3(x)y^3 \quad (2)$$

$$\text{where, } \begin{matrix} 0 \leq x \leq L_g \\ 0 \leq y \leq t_{si} \end{matrix}$$

The coefficients $c_0(x)$, $c_1(x)$, $c_2(x)$ and $c_3(x)$ are solved using the appropriate boundary conditions.

Boundary conditions at the top/bottom gate oxide and silicon channel interface are given by,

$$\phi(x, y) \Big|_{y=0} = \phi_{s1}(x) \quad (3)$$

$$\phi(x, y) \Big|_{y=t_{si}} = \phi_{s2}(x) \quad (4)$$

According to Gauss's law, the electrical flux between the silicon channel and gate oxide must be continuous. The electric fields at the top/bottom gate oxide and channel interface are given as:

$$\begin{aligned} \frac{\partial \phi(x, y)}{\partial y} \Big|_{y=0} &= \frac{\epsilon_{ox1}}{\epsilon_{si}} \cdot \frac{\phi_{s1}(x) - V_{gs1} + V_{fb1}}{t_{ox1}} \\ &= \frac{\epsilon_{ox1}}{\epsilon_{si}} \cdot \frac{\phi_{s1}(x) - V'_{gs1}}{t_{ox1}} \end{aligned} \quad (5)$$

$$\begin{aligned} \frac{\partial \phi(x, y)}{\partial y} \Big|_{y=t_{si}} &= \frac{\epsilon_{ox2}}{\epsilon_{si}} \cdot \frac{V_{gs2} - V_{fb2} - \phi_{s2}(x)}{t_{ox2}} \\ &= \frac{\epsilon_{ox2}}{\epsilon_{si}} \cdot \frac{V'_{gs2} - \phi_{s2}(x)}{t_{ox2}} \end{aligned} \quad (6)$$

Here, ϵ_{ox1} and ϵ_{ox2} are the permittivity of the top and bottom gate oxide, respectively. The effective top and bottom gate biases are $V'_{gs1} = V_{gs1} - V_{fb1}$ and $V'_{gs2} = V_{gs2} - V_{fb2}$ respectively. The flat-band voltages V_{fb1} and V_{fb2} are written as, $V_{fb1} = \phi_{m1} - \phi_s$ and $V_{fb2} = \phi_{m2} - \phi_s$ where ϕ_{m1} and ϕ_{m2} are the work functions of the top and bottom gate electrodes respectively and ϕ_s is the work function of silicon which can be written as,

$$\phi_s = \chi_s + \frac{E_g}{2q} - V_t \ln \left(\frac{N_d}{n_i} \right) \quad (7)$$

Where V_t is the thermal voltage, χ_s is the electron affinity, E_g is the bandgap energy and n_i is the intrinsic carrier concentration of silicon.

In the case of stack oxide, a gate dielectric with a dielectric constant ϵ which is higher than that of SiO_2 (ϵ_{ox}) will achieve a smaller equivalent electrical thickness (t_{eq}) than the SiO_2 , even with a physical thickness (t_{phys}) larger than that of the SiO_2 (t_{ox}) [12]:

$$t_{eq} = \left(\frac{\epsilon_{ox}}{\epsilon} \right) t_{phys} \quad (8)$$

For this reason, we can write,

$$t_{ox1} = t_{ox2} = t_1 + \frac{\epsilon_1}{\epsilon_2} \cdot t_2 \quad (9)$$

Here, t_{ox1} and t_{ox2} are respectively the top and bottom gate oxide thickness and t_1 and t_2 are respectively the physical thickness of SiO_2 and high-k oxide layer.

The boundary conditions of potential at the source and drain terminal of the device are as follows:

$$\phi(x, y) \Big|_{x=0} = 0 \quad (10)$$

$$\phi(x, y) \Big|_{x=L_g} = V_{ds} \quad (11)$$

Now, using 1-D capacitance model, assuming 1-D potential line along the source to drain direction [13] and finally solving for the general solution of ordinary differential equation, we get the equation for surface potential for single material double gate stack-oxide JLFET,

$$\phi(x, y) = \frac{(V_{ds} - \gamma_Y) \sinh\left(\frac{x}{\lambda_Y}\right) - \gamma_Y \sinh\left(\frac{L_g - x}{\lambda_Y}\right)}{\sinh\left(\frac{L_g}{\lambda_Y}\right)} + \gamma_Y \quad (12)$$

where,

$$\gamma_Y = \alpha_Y + \beta_Y \lambda_Y^2 \quad (13)$$

$$\lambda_Y = \sqrt{\frac{1 + \frac{\epsilon_{ox1}}{\epsilon_{si} t_{ox1}} \cdot Y - \frac{1}{\epsilon_{si} t_{si}} \left(\frac{2\epsilon_{ox1} - \epsilon_{ox2}}{t_{ox1} t_{ox2}} \right) Y^2 + \frac{1}{\epsilon_{si} t_{si}^2} \left(\frac{\epsilon_{ox1} - \epsilon_{ox2}}{t_{ox1} t_{ox2}} \right) Y^3}{\frac{2}{\epsilon_{si} t_{si}} \left(\frac{2\epsilon_{ox1} - \epsilon_{ox2}}{t_{ox1} t_{ox2}} \right) - \frac{6}{\epsilon_{si} t_{si}^2} \left(\frac{\epsilon_{ox1} - \epsilon_{ox2}}{t_{ox1} t_{ox2}} \right) Y}} \quad (14)$$

$$\alpha_Y = -\frac{\epsilon_{ox1}}{\epsilon_{si} t_{ox1}} V'_{gs1} \cdot Y +$$

$$\left[\frac{1}{\epsilon_{si} t_{si}} \left(\frac{2\epsilon_{ox1}}{t_{ox1}} V'_{gs1} - \frac{\epsilon_{ox2}}{t_{ox2}} V'_{gs2} \right) \frac{(\epsilon_1 \epsilon_2)^2 (V'_{gs1} - V'_{gs2}) (3\epsilon_{si} t_{ox2} + \epsilon_{ox2} t_{si})}{\epsilon_{si} t_{ox2} t_{si} \left[t_{si} (\epsilon_1 \epsilon_2)^2 + 2\epsilon_1 \epsilon_2^2 \epsilon_{si} (\epsilon_1^2 t_2 + \epsilon_2^2 t_1) \right]} \right] Y^2 \quad (15)$$

$$- \left[\frac{1}{\epsilon_{si} t_{si}^2} \left(\frac{\epsilon_{ox1}}{t_{ox1}} V'_{gs1} - \frac{\epsilon_{ox2}}{t_{ox2}} V'_{gs2} \right) \frac{(\epsilon_1 \epsilon_2)^2 (V'_{gs1} - V'_{gs2}) (2\epsilon_{si} t_{ox2} + \epsilon_{ox2} t_{si})}{\epsilon_{si} t_{ox2} t_{si} \left[t_{si} (\epsilon_1 \epsilon_2)^2 + 2\epsilon_1 \epsilon_2^2 \epsilon_{si} (\epsilon_1^2 t_2 + \epsilon_2^2 t_1) \right]} \right] Y^3$$

$$\beta_Y = \frac{2}{\epsilon_{si} t_{si}} \left(\frac{2\epsilon_{ox1} V'_{gs1}}{t_{ox1}} - \frac{\epsilon_{ox2} V'_{gs2}}{t_{ox2}} \right) - \frac{2(\epsilon_1 \epsilon_2)^2 (V'_{gs1} - V'_{gs2}) (3\epsilon_{si} t_{ox2} + \epsilon_{ox2} t_{si})}{\epsilon_{si} t_{ox2} t_{si} \left[t_{si} (\epsilon_1 \epsilon_2)^2 + 2\epsilon_1 \epsilon_2 \epsilon_{si} (\epsilon_1^2 t_2 + \epsilon_2^2 t_1) \right]} + \frac{qN_d}{\epsilon_{si}} \left[\frac{6}{\epsilon_{si} t_{si}^2} \left(\frac{\epsilon_{ox1} V'_{gs1}}{t_{ox1}} - \frac{\epsilon_{ox2} V'_{gs2}}{t_{ox2}} \right) - \frac{6(\epsilon_1 \epsilon_2)^2 (V'_{gs1} - V'_{gs2}) (2\epsilon_{si} t_{ox2} + \epsilon_{ox2} t_{si})}{\epsilon_{si} t_{ox2} t_{si}^2 \left[t_{si} (\epsilon_1 \epsilon_2)^2 + 2\epsilon_1 \epsilon_2 \epsilon_{si} (\epsilon_1^2 t_2 + \epsilon_2^2 t_1) \right]} \right] Y \quad (16)$$

III. SIMULATION RESULTS

A. Surface Potential Distribution and Model Verification

COMSOL Multiphysics is used to verify our model in which Poisson's equation with same boundary conditions is solved and the obtained results are matched with our model.




Figure 2. Surface potential distribution of (a) DG-JLFET and (b) DGS-JLFET ($V_{gs} = 0$) at $V_{ds} = 0.1$ V

For simulation, we used the parameters, $t_{si} = 10$ nm, $L_g = 50$ nm. For DGS-JLFET, $t_1 = 1$ nm, $t_2 = 1$ nm, $\epsilon_1 = 3.9$ (SiO_2), $\epsilon_2 = 20$ (HfO_2) and for DG-JLFET, $t_{ox1} = 2$ nm, $t_{ox2} = 2$ nm, $\epsilon_{ox1} = \epsilon_{ox2} = 3.9$ (SiO_2).

From Fig. 2(a) and 2(b), it can be seen that the central body potential is higher in DG-JLFET compared to DGS-JLFET. Fig. 3(a) and 3(b) show that potential profiles of our analytical model matched with those in COMSOL simulation and hence our analytical electrostatic potential model is verified. These two figures also compare the top to bottom gate and source to drain potential between DGS-JLFET and DG-JLFET. Both figures show higher potential in DG-JLFET compared to DGS-JLFET. As a result, more subthreshold current flows through DG-JLFET at off state compared to DGS-JLFET.




Figure 3. Comparison of I_{ds} vs V_{gs} characteristic between DGS-JLFET and DG-JLFET at $V_{ds} = 0.1$ V

B. Drain Current versus Gate Potential (I_{ds} vs V_{gs})




Figure 4. Comparison of I_{ds} vs V_{gs} characteristic between DGS-JLFET and DG-JLFET at $V_{ds} = 0.1$ V

Subthreshold current can be calculated as [14],

$$I_{ds} = \frac{q\mu_n W V_t \left(1 - e^{-\frac{V_{ds}}{V_t}}\right)}{\int_0^{L_g} \frac{dx}{\int_0^{t_{si}} \frac{\phi(x,y)}{n_i e^{V_t}} dy}} \quad (17)$$

Here, μ_n is effective mobility of silicon and W is the channel width. Surface potential $\phi(x, y)$ is calculated from Eq. (12) which we derived in the analytical 2-D model. For double gate junctionless FET (DG-JLFET), $\phi(x, y)$ is calculated from [13]. Subthreshold current has been plotted by numerical integration in MATLAB.

Fig. 4 shows the comparison of I_{ds} vs V_{gs} characteristic between DG-JLFET and DGS-JLFET. It can be seen that less subthreshold current flows through DGS-JLFET in off state.

C. I_{on}/I_{off} Ratio




Figure 5. Comparison of I_{on}/I_{off} ratio between DGS-JLFET and DG-JLFET at $V_{ds} = 0.1$ V

Fig. 5 compares the I_{on}/I_{off} ratio between DG-JLFET and DGS-JLFET. It can be seen that DGS-JLFET shows 10^3 higher I_{on}/I_{off} ratio than DG-JLFET. That's why, DGS-JLFET gives better performance like low power consumption in off state and high current in on state.

D. Subthreshold Swing (SS)




Figure 6. Comparison of SS between DGS-JLFET and DG-JLFET at $V_{ds} = 0.1$ V

Subthreshold swing is calculated from [14] as,

$$SS = \frac{\partial V_{gs}}{\partial \log_{10}(I_{ds})} \quad (18)$$

From Fig. 6, we can see that, as gate length increases to around 50 nm and above, the curve converges to 60 mV/decade [15]. For shorter gate length, this swing increases but DGS-JLFET always gives smaller subthreshold swing than DG-JLFET. For $L_g = 20$ nm, SS of DGS-JLFET is 17.5 mV/dec less than DG-JLFET.

E. Drain Induced Barrier Lowering (DIBL)




Figure 7. Comparison of DIBL between DGS-JLFET and DG-JLFET at $V_{ds} = 0.1$ V

DIBL is calculated from [14] as,

$$DIBL = \frac{\Delta V_{th}}{\Delta V_{ds}} = \frac{V_{thL} - V_{thH}}{V_{dsH} - V_{dsL}} \quad (19)$$

Here, we have chosen $V_{dsL} = 0.1$ V, $V_{dsH} = 1$ V, V_{thL} is calculated at $V_{dsL} = 0.1$ V and V_{thH} is calculated at $V_{dsH} = 1$ V. Fig. 7 compares DIBL between DG-JLFET and DGS-JLFET. When gate length gets shorter (35 nm or less), DGS-JLFET gives much lower DIBL compared to DG-JLFET. For $L_g = 26$ nm, DGS-JLFET shows 20 mV/V less DIBL than DG-JLFET.

ACKNOWLEDGMENT

Authors of this work would like to thank Department of Electrical and Electronic Engineering (EEE), BUET for various supports during the preparation of this manuscript.

REFERENCES

- [1] M. Garrigues and B. Belland, "Hot carrier injection into SiO₂, instabilities in silicon devices," IEEE journal of Solid State Circuits, vol. 1, pp. 441-502, 1986.
- [2] K. K. Bhuvalka, "VLSI limitations from drain-induced barrier lowering," PhD Dissertation, University of the German Federal Armed Forces Munich.
- [3] M. J. Hossain and Q. D. M. Khosru, "Threshold Voltage Roll-Off due to channel length reduction for a nanoscale n-channel FinFET," IJETCAS, pp. 13-125, 2012.
- [4] C.W. Lee, I. Ferain, A. Afzalain, R. Yan, N. D. Akhavan, P. Razavi, and J. P. Colinge, "Performance estimation of Junctionless multigate transistors," Solid State Electronics, vol. 54, pp. 97-103, 2010, doi: 10.1016/j.sse.2009.12.003.
- [5] S. J. Choi, D. Moon, S. Kim, J. P. Duarte, and Y. K. Choi, "Sensitivity of Threshold Voltage to nanowire width variation in Junctionless Transistors," IEEE Electron Device Letters, Vol. 32, No. 2, February 2011, doi: 10.1109/LED.2010.2093506.
- [6] J. P. Colinge, A. Kranti, R. Yan, C. W. Lee, I. Ferain, R. Yu, N. D. Akhavan, P. Razavi, "Junctionless Nanowire Transistor (JNT): properties and design guidelines", Solid-State Electronics, pp 33-37, 2010, doi: 10.1016/j.sse.2011.06.004.
- [7] J. P. Colinge, C. W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. N. Nazerov, R.T. Doria, "Reduced Electric Field in Junctionless Transistors," Applied Physics Letters vol. 96, 073510, 2010, doi: 10.1063/1.3299014.
- [8] Y. S. Yu, "A unified analytical current model for N- and P-type accumulation mode junctionless surrounding gate nanowire FETs," IEEE Transactions on Electron Devices, vol. 61, no. 8, pp. 3007-3010, 2014, doi: 10.1109/TED.2014.2329916.
- [9] S. Gupta, B. Ghosh, and S. Rahi, "Compact Analytical Model of Double gate Junction-less Field Effect Transistor comprising Quantum-Mechanical effect," Journal of Semiconductors, Vol. 36, No. 2, 2015, doi: 10.1088/1674-4926/36/2/024001.
- [10] H. Lou, L. Zhang, Y. Zhu, X. Lin, S. Yang, J. He, M. Chan, "A Junctionless Nanowire Transistor with a Dual- Material Gate," IEEE Trans. Electron Devices, vol. 59, no. 7, pp. 1829, 2012. doi: 10.1109/TED.2012.2192499.
- [11] B. Hwang, J. Yang, S. Lee, "Explicit Analytical Current-Voltage model for Double-Gate Junctionless Transistors," IEEE Transactions on Electron Devices, vol. 62, no. 1, 2015. Doi: 10.1109/TED.2014.2371075.
- [12] H. S. P. Wong, "Beyond the Conventional Transistor," IBM Journal of Research and Development, vol. 46, pp. 133- 168, 2002.
- [13] I. Ahmed and Q. D. M. Khosru, "Physically based analytical modeling of 2D Electrostatic Potential for symmetric And asymmetric double gate Junctionless Field Effect Transistors in subthreshold region." ECS Transactions. vol. 69, no. 5, pp. 249-260, 2015. doi: 10.1149/06905.0249ecst.
- [14] F. Jazaeri, L. Barbut, A. Koukab and J. M. Sallese, "Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime," Solid-State Electronics. vol. 82, pp. 103-110, 2013, https://doi.org/10.1016/j.sse.2013.02.001.
- [15] K. P. Cheung, "On the 60 mV/dec @300 K Limit for MOSFET Subthreshold Swing," International Symposium on VLSI Technology Systems and Applications (VLSI-TSA), pp. 72-73, 2010.