

Design of Differential 130nm CMOS Low Noise Amplifier

M. Muhamad, N. A. A M. Ali

Abstract—This paper presents a Differential Low Noise Amplifier (LNA) circuit design using 0.13um RFCMOS technology. The LNA operating at 2.4 GHz frequency band. A good quality of LNA should has noise figure (NF) that low, high gain, wide band width and low power consumption. The differential Low Noise Amplifier proposed provide high gain, low noise and it provide large superior out of band IIP3. A cascade output stage was added in the differential LNA to the Single-ended source degenerated source. At the drain of the main transistor, an inductor is added to reduce the noise contribution of cascode transistor. In a Differential cascode LNA, at the gate of the cascode transistor another inductor is connected to reduce the noise and to increase the gain of the cascode transistor. Besides that, the power gain of the LNA can be increase and reduce power consumption.

Keywords— *Low Noise Amplifier (LNA), Noise Figure (NF), Radio Frequency Complementary Metal-Oxide (RFCMOS)*

I. INTRODUCTION

Nowadays the wireless communication demand is increasing day by day due to the development of technology. A wireless system comprise of a back-end and front-end section. Analog signal is being process in the front-end section in the high radio frequency. While analog and digital signal is processed at the back-end section in baseband of low frequency range. Radio frequency (RF) refers to the frequency range in the electromagnetic spectrum that is used for radio communications [1]. Typically the frequency lies from 100 KHz to 100 GHz. In general baseband frequency is frequency that below 1 GHz while those bigger than 1GHz describes as RF. The mainstay of radio frequency communication receiver is the Low Noise Amplifier (LNA). Low noise amplifier (LNA) which is in the RF front-end circuit has the great value in this field [2-4]. Its main purpose is to provide gain while preserving the input signal-to-noise ratio of the output which is important characteristic because the receiver signals usually weak and can be the presence of a great amount of interface[5]. Besides that, the characteristic of good LNA is shown in Figure 1.

The authors are with the Faculty of Electrical Engineering, Universiti Teknologi Mara, Shah Alam, Selangor, Malaysia
aina_adibah05@yahoo.com




Figure 1: Characteristic of LNA.

This paper present a design of 2.4 GHz RFMOS Differential LNA which is used to improve performance of Differential LNA. The aim of this paper is to provide Differential LNA that have low power consumption but still have acceptable performance of noise, linearity that acceptable and high range of dynamic.

II. METHODOLOGY

A. Differential LNA Topology




Figure 2: Schematic circuit of single ended Low Noise Amplifier

In Figure 2 above, it shows the schematic circuit of a single source–inductor–feedback amplifier for input impedance matching with the gate inductor. In order to gain simultaneous input and noise matching, the source inductor

is used. The value of desired input resistance is 50 Ohm. Structure of cascode is a combination of a common-gate load and it effect the increasing of output impedance. Device of additional cascode has a diode .The inductor between the cascode source and supply blocks any RF is leaking to the supply rail and maybe varied in value to optimize the gain response of the LNA. Figure 2 represents a half of final differential DLNA. By using the inductive Degeneration L_s the topology is matched to 50 Ω . The parameter is often expressed by S11. LNA input impedance expression is defined in (1)

$$Z_{in}(s) = L_p s \parallel (L_g s + L_s s + \frac{1}{C_{ts}} + \frac{g_m L_s}{C_t}) \quad (1)$$

The Z_{in} should be 50 Ω to achieve input matching, so

$$Z_{in} = g_m / C_{gs} L_s \quad (2)$$

In most LNA design the value of L_s was assumed and the values of g_m and C_{gs} are calculated based on the formula to find the required for Z_{in} [6]

Degeneration Inductor, L_s

$$\omega_T \cong \frac{g_m}{C_{gs}} = \frac{R_s}{L_s} \quad (3)$$

Where ω_T is defined as a cut-off frequency. The value of the R_s is 50 Ω [7]

Optical Q of Inductor

$$Q_L = \sqrt{1 + \left(\frac{1}{\rho}\right)} \quad (4)$$

$$\text{Where } \rho = \frac{\sigma \cdot \alpha^2}{5 \cdot \gamma}$$

For parameter ρ usually depend on the RFCMOS technology, but typically γ is set between 2-3, σ is set to 2-3 times the value of Y and the α assumed to be 0.8-1 [7]

Evaluation of L_g

$$L_g = \frac{Q_L R_s}{\omega_0} \cdot L_s \quad (5)$$

Gate source capacitance

$$C_{gs} = \frac{1}{\omega_0^2 (L_g + L_s)} \quad (6)$$

Width of transmitter

$$C_{gs} = \frac{2}{3} C_{ox} \cdot W \cdot L_{min} \quad (7)$$

$$W = \frac{3}{2} \frac{C_{gs}}{2 C_{ox} L_{min}} \quad (8)$$

$$\epsilon_{ox} = \epsilon_{ox} \cdot \epsilon_0 \quad (9)$$

Where

ϵ_0 = dielectric constant for free space $8.854E^{-14}$ F/cm

ϵ_{ox} = dielectric constant for silicon 3.9 [7]

Estimate optimum noise figure

$$NF_{Opt} = 1 + \frac{2Y}{\alpha} \left(\frac{\omega_0}{\omega_T}\right) \sqrt{p} (|c| + \sqrt{p} + \sqrt{1+p}) \quad (10)$$

B. Differential LNA Circuit Design




Figure 3: Schematic circuit of Differential LNA

The differential of LNA schematic circuit is shown in Figure 3. Many advantages can be gain by the differential LNA over single ended LNA. A stable reference point is offer by the DLNA compared to the single ended. Second, the noise in the circuit can be reduced by using the Differential LNA. The composite signal swing of the differential signal can be twice that of the single ended swing on the same power supply, increasing the signal-to-noise ratio. The amplifier alternatively can be increased on the same power supply, distortion will be low, or a low power supply voltage can be used in order to provide same signal swing and lowering the power dissipation. Besides that, an image rejection scheme and the use of Gilbert mixers are required to be fed from a differential source.

The signal of the differential amplification ensure an attenuation of the common mode signal which is in the most system the common mode signal will be noise. The virtual ground formed at the tail removes the sensitivity to parasitic ground inductances which makes the real part of the input impedance purely controlled by L_s [8]. The balun transformer (CMP1) supply the differential input voltage in the circuit. The balun (a contraction of balanced-unbalanced) is a two-port component placed between a source and load when a differential, balanced RF functional block must connect to a single-ended, ground-referenced one [9]. While at the tail of this stage the ideal current source is added. Source impedance of an ideal current source is an infinite.




Figure 4: The flow chart of simulation using Advanced Design System

III. SIMULATION RESULT

The DLNA is simulated using ADS 2016 software using 0.13 um technology of CMOS process. The DLNA is operated with 1.2 V supply. The maximum gain that the differential amplifier provides is 23.465 dB at 2.4 GHz frequency band as shown in Figure 5.




Figure 5: Simulation result of gain characteristic (S21)

From the Figure 6 below, the simulation of DLNA using ADS software show the input matching, S11 gained versus frequency is -11.186 dB.




Figure 6: Simulation characteristic of input matching (S11)

From the Figure 7 below, the simulation of DLNA using ADS software show the output matching S22 gained is -9.492 dB.




Figure 7: Simulation characteristic of output matching (S22)

From the Figure 8 below, the simulation of DLNA using ADS software show the reverse isolation S12 gained is -39.715 dB.




Figure 8: Simulation result of characteristics of reverse isolation (S12)

From Figure 9, the stability figure K that been achieved in the circuit is 2.667 at frequency 2.4 GHz. According to the meaning of the stability figure

$$K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|}{2|S_{22}S_{12}|} \tag{11}$$

$$\Delta = S_{11}S_{22} - S_{12}S_{21} \tag{12}$$

Circuit is stable unconditionally when $K > 1$ it means that $\Delta < 1$.




Figure 9: Simulation result of Stability figure K

From simulation result in Figure 10, the noise figure of DLNA in the proposed circuit is indicated by the red line while the minimum noise figure result is indicated by the blue line in the graph. At frequency 2.40 GHz the noise figure is low which 2.586 dB.




Figure 10: Simulation result of noise figure, NF.

Value of third order input intercept point IIP3 is calculated using following formula. It also using 1 dB compression slot. A measure of the linearity of the receiver is the 1 dB compression point and defined as input of RF power required to increase conversion loss by 1 dB from ideal. From Figure 11, input power versus gain plot has maximum gain is 23.46 dB which is 1 dB compress at - 20 dBm input power.




Figure 11: Simulation result of gain versus input power.

Based on Figure 12, it shows a graph of input power versus output power. It shows -1.051 dBm output power at -20 dBm input power. To estimate IIP3 use cubic power series approximation and analytic device which is typically 10 to 15 dB beyond 1 –dB compression point.

$$IIP3 = P_{1dB} + 10 \text{ to } 15 \text{ dBm}$$

From the graph, value of $P_{1dB} = -1.051 \text{ dBm}$, the minimum IIP3 calculated is 9.049 dBm which show the device is linear and without third order distortion at 2.4 GHz.




Figure 12: Simulation of output power versus input power.

From all the above result gained from the simulation, the circuit provide high gain, high stability, low noise figure and low IIP3. In Table 1, a comparison of the simulated LNA characteristic is included. From the comparison in Table 1, the proposed CMOS LNA in this paper is reported to have a best values among the other CMOS LNA while comparing the characteristic.

Table 1: Comparison table for LNA performance

Ref	Tech (μm)	Freq . GHz	Gain (dB)	NF (dB)	Power Consumption (mW)	S11 (dB)	IIP3 (dB m)
[10]	0.13	3.1-10.6	10.2	0.9-4.1	17.2	-	6.80
[11]	0.18	3.1-10.3	9.6	3.9	13.4	<-9	-3
[12]	0.13	3-5	9.5	3.5	16.5	<-10	-
[13]	0.13	0.1-2	7.6	4.15	3	<-10	0.5
[14]	0.18	0-1.4	16	3	12.8	<-10	<13
[15]	0.065	0.2-5.2	13-15.6	<3.5	21	<-14	0
This work	0.13	2.4	23.465	2.59	3.24	<-11	9.05

Table 2: LNA performance summary

No.	Parameters	Measured Value
1.	(S21) Gain	23.46 dB
2.	(S11) Input Matching	-11.18 dB
3.	(S22) Output matching	-9.49dB
4.	(S12) Reverse Isolation	-39.715dB
5.	Stability	2.66
6.	Noise Figure	2.60 dB
7.	IIP3	9.049
8.	Total Power Consumption	3.24mW
9.	Total DC Current	2.59mA

V. CONCLUSION

This paper present a simulation of 2.4 GHz CMOS DLNA using 0.13um technology. The simulation is being done using Advanced Design System (ADS) version 2016. The result show that the Differential LNA circuit achieves a gain power (S21) of 23.465 dB and it maximum noise figure (NF) of 2.586 dB from a supply of voltage 1.2V. While the consumption power of the Differential LNA proposed is 3.24 mW. All the result obtained meet the specifications of RFCMOS Differential LNA which is low NF, high gain performance, high stability and low consumption power.

REFERENCES

- [1] Xuan Chen, Quanyuan Feng and Shiyu Li, "Design of a 2.5GHz Differential CMOS LNA," Progress In Electromagnetics Research Symposium, Cambridge, USA, pp. 203-206, Jul. 2008.
- [2] I Comer, D. J. and D. T. Comer, "Using the weak inversion region to optimize input stage design of CMOS op amps [J]," IEEE Transactions on Circuits and System, Vol. 51, No. 1, pp. 8-14, Jan.2004.
- [3] S. X Mou, J. G. Ma, Y. K. Seng, et al., "A modified architecture used for input matching in CMOS low-noise amplifiers [J]," IEEE Transactions on Circuits and System, Vol. 52, No. 11, pp. 784-788, 2005
- [4] C. H. Liao, and H. R. Chuang, "A 5.7 GHz 0.18-um CMOS gain-controlled diferential LNA with current reuse for WLNA receiver [J]," IEEE Microwave and Wireless Components Letters, Vol. 13, No. 12, pp. 526-528, 2003.
- [5] G.Martins and F. de Sousa, "A 2.4 GHz Cascode CMOS Low Noise Amplifier," *Lbd.Dcc.Ufing.Br*, ppp. 4-9
- [6] I. Journal, E. Communication and C. Tachnology, "A 0.18um and 2 GHz CMOS Differential Low Noise Amplifier," vol.2, no 4, pp. 155-158,2012
- [7] J.Silver, "MOS Differential LNA Design Tutorial," *RF, RFIC Microw. theory Des*, pp. 1-14.
- [8] S. C. Blaakmeer, E. A. M. Klumperink, and B. Nauta, "An Inductorless Wideband Balun-LNA in 65nm CMOS with balanced output," pp. 364-367, 2007.

- [9] Bill Schweber. 'Understanding the RF Balun and its Transformative Function'. 2015-07-23.
- [10] H. Rastegar and J. Ryu, "A broadband Low Noise Amplifier with built-in linearizer in 0.13-um CMOS process," *Microelectronics J.*, vol. 46, no. 8, pp. 698-705, 2015.
- [11] Y. Lo, S. Member, J. Kiang, and S. Member, "Design of Wideband LNAs Using Parallel-to-Series Resonant Matching Network Between," vol. 59, no. 9, pp. 2285-2294, 2011.
- [12] A. Bevilacqua, C. Sandner, A. Gerosa, and A. Neviani, "A fully integrated differential CMOS LNA for 3-5-GHz ultrawideband wireless receivers," *IEEE Microw. Wirel. Components Lett.*, vol. 16, no. 3, pp. 134-136, 2006.
- [13] J. Kim and J. Silva-Martinez, "Wideband inductorless balun-LNA employing feedback for low-power low-voltage applications," *IEEE Trans. Microw. Theory Tech.*, vol. 60, no. 9, pp. 2833-2842, 2012.
- [14] J. Y. Liu, J. Chen, C. Hsia, P. Yin, and C. Lu, "A Wideband Inductorless Single-to-Differential LNA in 0.18 um CMOS Technology for Digital TV Receivers," *IEEE Microw. Wirel. Components Lett.*, vol. 24, no. 7, pp. 472-474, 2014..
- [15] S. C. Blaakmeer, E. A. M. Klumperink, and B. Nauta, "An Inductorless Wideband Balun-LNA in 65nm CMOS with balanced output," pp. 364-367, 2007.