A Novel Approach for Analysis CNTFET Based Domino circuit in Nano-Scale Design

Namrata Sharma

Uday Panwar

Department of Electronics and Communication Engineering, SIRT, Bhopal, (M.P.) India-462003 Department of Electronics and Communication Engineering, SIRT, Bhopal, (M.P.) India-462003

Abstract: - As semiconductor industries is developing day by day to meet the requirement of today's world. As scaling of ICs day by day to introduce functionality of the device while fabrication more and more component which results in shorter the life of the battery operated device which has to be improved. Here in this article we have measured performance parameters like power consumption, UNG, Evaluation Delay, standby power and speed of various domino circuits provided for various inputs like 8 & 16 input OR gate. When we compared power, delay, and PDP of different topologies of domino circuit design with the simulation results wh ich is performed by using SPICE tool at 32nm CNTFET process technology with supply voltage 0.9V and 27° C o f temperature at 100 MHz. All the simulation results is done in CMOS & CNTFET technology, it is observed that saving of average power upto 90.46% with same delay, with improvement of $5.8 \times Noise$ -immunity with scaling of technology.

Key Words:- High Speed. MOS, CNTFET, Domino Logic,

1. INTRODUCTION

Due to the increasing demand of functions in the portable devices such as smart phones laptops tablets etcetera, successive scaling is required according to moor's law, that is number of transistor will be double in every two year, that result in more number of transistor count that causes increased packing and cooling cost and hence overall cost is increased that is undesired now if we want to be efficient in terms of cost as well as performance of device then we will have to do a trade-off between different parameters to find an optimum result. Enhancement in performance of portable devices need low power consumption and increase the yield of the circuit. Root cause of using new IC is low power circuit design which is merged in digital ICs [1-5]. As with inserting more no of transistor count the chip die area increases as a results unwanted bad current flow inside the device which reduces overall performance of the circuit. The main aim of the research is to reduce the

leakage power inside the transistor to improve the functionality of the device. Not only the increased no. of transistor count but the operating frequency of clock is also a major attribute for development of high performance Digital based application circuit. As there is a huge demand in early nineties to save the area and power, which results in development of MOS technology for mitigation of power consumption. The MOS technology not only reduced the power but overall performance is improved while increasing the speed of the circuit. It exist somewhere between static and dynamic circuit. So dynamic circuit, combines the benefit of static and pseudo NMOS, introduced to enhance the performance and reduce the size simultaneously. Intention of dynamic logic is to use charge stored in parasitic capacitances in a fruitful manner. Dynamic circuit is similar to sequential circuit with memory function [6-9]. Dynamic circuit used widely, for improvement of performance parameters like reduction delay, mitigation of power and less transistor count in comparison of static circuit design.. Domino logic CMOS circuit allows significant reduction in number of transistor count. It also plays a vital role where fan-in of the domino circuit is high are high such as multiplexer or comparator circuit. There are several applications on which domino circuit can be made like turnery adder for high speed application [10-15].

In Domino circuit design there is novel circuit design for mitigation of power and improvement in UNG in ultradeep submicron technologies with the use of CNTFET technology. While proposed design is implemented for enhancement of speed in the microprocessor with less power consumption. Here we have compared two technologies MOS and FinFET and show that there is improvement in the performance parameters. All the simulation is performed at 32nm process technologies, theses technologies has better impact in the device scaling with improvement of all process parameters. The CNTFET is the future of digital world and all angle for views of the CNTFET transistor in Fig.1[16-17].



II. RELATED WORK

Domino circuit includes noise margin problem because of parasitic capacitance, charge sharing at internal nodes and due to that false output may be produced. As compared to static CMOS circuit domino have faster switching speed and lesser area. Domino is not a rationed logic. Domino logic work on two phase mostly ,or clock, that provides us pre-charge and evaluate phase, when the signal of clock is zero circuit enters into the pre-charge state and dynamic node is charged to Vdd and when clock is high the circuit is in evaluate phase and NMOS network perform it's implemented logic according to input[18-19].

The keeper ratio *K* is defined as

$$K = \frac{\mu_P \left(\frac{W}{L}\right)_{Keeper-transistor}}{\mu_n \left(\frac{W}{L}\right)_{evaluation-network}}$$
(3)

Here the W and L ratio plays a major role in sizing of the transistor, and μ_n and μ_p is the mobility of electron and hole, of the circuit. In complex dynamic circuits, where several stages are present, clock should be maintained means the circuit should be pre-charged and in evaluate cycle executed completely but practically due to several interconnects, parasitic capacitances, and resistances delay occurs for different stages this is called as clock skew problem some time also called as hazard or race condition. In domino logic circuit, if we see the circuit enters in the evaluation phase the clock pulse is low level when help in turning NMOS block which act as a OR gate operation where leakage is maximum. It does not affect the leakage current in the circuit [4]. Here a existing approach is simulated in the same platform and measure the results in order to improve the performance of the novel technique with comparing with existing approach [20], high-speed domino (HSD) [12], [14], as shown in





Fig.3 (a) CKD



Fig.3 (b) HSD





Here there is several modification is done to improve the performance as diode by using a NMOS mirror transistor which in DFD which improves all primates [10], the clock signal reduces the delay it is known as HSD circuit in both the phase [11], another approach which help in CEDL with combination of both the logic [13] to generate a novel technique.







Due to the increasing demand of functions in the portable devices such as smart phones laptops tablets etcetera, successive scaling is required according to moor's law, that is number of transistor will be double in every two year, that result in more number of transistor count that causes increased packing and cooling cost and hence overall cost is increased that is undesired now if we want to be efficient in terms of cost as well as performance of device then we will have to do a trade-off between different parameters to find an optimum result . Enhancement in performance of portable devices need low power consumption and increase the yield of the circuit. Root cause of using new IC is low power circuit design which is merged in digital ICs.

Not only the increased no. of transistor count but the operating frequency of clock is also a major attribute for development of high performance Digital based application circuit [21-22].

It exist somewhere between static and dynamic circuit. So dynamic circuit, combines the benefit of static and pseudo NMOS, introduced to enhance the performance and reduce the size simultaneously. Intention of dynamic logic is to use charge stored in parasitic capacitances in a fruitful manner. As there is a huge demand in early nineties to save the area and power, which results in development of MOS technology for mitigation of power consumption. The MOS technology not only reduced the power but overall performance is improved while increasing the speed of the circuit.

Dynamic circuit is similar to sequential circuit with memory function. Dynamic circuit used widely, since it provides higher speed, less power consumption and less area in comparison of static circuit design. Domino logic circuit is a type of dynamic logic which is used where high performance is the prime requirement. Domino logic CMOS circuit allows significant reduction in number of transistor count. It also plays a vital role where fan-in of the domino circuit is high are high such as multiplexer or comparator circuit [23].

During this phase, applied clock pulse is high and implemented functions start operating as per input at that moment, the inputs are allowed to switch to high level. Some voltage drops across the diode footer M1 due to the leakage current of the evaluation transistor. Therefore at the evaluation transistors, that is in OFF mode, a negative voltage exists between gate and source. Due to this negative voltage subthreshold current reduces exponentially. Furthermore, the body effect of the evaluation transistors is increased by the voltage-drop across the diode, resulted in subthreshold leakage reduction. Switching threshold voltage of the gate is increased by threshold of NMOS devices as shown in Fig.4. (a) to (d).

In CMFD approach a mirror transistor is adder and compare the voltage of the input and evaluation face voltage so to improve the UNG of the circuit without any degradation of performance of the circuit [19] as shown in Fig.4. (a) to (d)..

III. SIMULATIONS RESULTS AND COMPARISONS

The existing and proposed domino circuit techniques are implemented in the CNTFET and CMOS technologies. For gating the fair comparison of the results we simulated the existing and proposed circuit at same environment at 32nm of process technology with the help of BPTM library 0.9V of supply voltage, output capacitance of the circuit is taken as $C_L=1pF$ and. The noise parameters is the main cause to improve performance as noise UNG reduces if OR transistor increases. Average power, Delay, powerdelay product (PDP), evaluation delay and standby power for the different schemes of the OR gate with the fan-in gates 8 and 16 inputs.

Upsizing of the keeper transistor which helps in improving the circuit robustness, but increases the power consumption, evaluation delay and degrades the performance. For improvement of UNG of the circuit the sizing of feedback keeper transistor must be taken into the consideration which help in maintaining the robustness with proper sizing. Variations in the keeper size are from 0.25 to 1.5 due to the high contention current produced by the large keeper, with clock frequency of 10 MHz.

The existing and proposed domino circuit techniques are implemented in the CNTFET and CMOS technologies. For gating the fair comparison of the results we simulated the existing and proposed circuit at same envoiernment at 32nm of process technology with the help of BPTM library 0.9V of supply voltage, output capacitance of the circuit is taken as C_L=1pF and. For measuring the UNG of the circuit the impulse of the clock signal is taken into the account it is upto 50ps width. Average power, Delay, power-delay product (PDP), evaluation delay and standby power for the different schemes of the OR gate with the fan-in gates 8 and 16 inputs are shown in TABLES I and II gate (n-type CMOS and CNTFET: W/L = 1, p-type CMOS and CNTFET: W/L = 2). Table III shows the comparison of the UNG with the existing and proposed circuits for the 8 and 16 inputs in CMOS and CNTFET. In Table IV when the transistor width is doubled (n-type CMOS and FinFET: W/L =2, p-type CMOS and CNTFET: W/L =4) there increase in the power consumption of the device, delay of the network is measured and saves the averaged power consumption of 18.37%, 30.12% SFLD technique, 45.67%, 42.84% HSD techniques, 52.43%, 54.72% CKD techniques, 31.35%, 44.34% DFD and when compared with MOS based proposed techniques it saving the average power of 11.72%, 21.34% SFLD, 38.63%, 38.73% HSD, 96.23%, 94.43% CKD, 18.36%, 24.83% LCR, 14.12%,

15.42% DFD which is shown for the 8 and 16 input OR gates, respectively is observed to exponentially reduce, and the PDP of the circuit reduces overall drastically for both



Fig.5. Proposed Logic Design

Transistor MN_1 is added to the diode configuration below

the 8 & 16 inputs of the FinFET domino circuit.

The evaluation network to make the diode footed, whose drain and gate terminal are shorted, and which also produces the stacking effect. The stacking height increases the charge store in the evaluation network which increases the delay; therefore, the current mirror transistor MN₂ is added in parallel to transistor MN1 which facilitates fast discharge the charge which store in dynamic node, quickly reducing the evaluation delay. The transistor MN4 whose gate is connected with the output node helps to fully discharge the dynamic node to ensure the achievement of the proper logic level, if the dynamic node is discharging during the evaluation phase. Also, if there is a voltage drop across transistor MN₁ due to the presence of noise voltage, there is a flow inside the transistor is known as leakage current in transistor MN2 and the circuit with more power dissipation to become less noise robust. To avoid this situation, transistor MP3 is connected below the mirror transistor MN₂ to provide a stacking effect whose gates are biased with the clock.



Fig.6: 4-input OR gate DFD logic

| | Average | Power | Delay | | PDP | | |
|------------------|---------|--------|-------|--------|-------|--------|--|
| | CMOS | CNTFET | CMOS | CNTFET | CMOS | CNTFET | |
| FLD | 0.1200 | 0.0316 | 9.635 | 8.243 | 1.156 | 0.3458 | |
| FDL | 0.0776 | 0.0242 | 15.58 | 13.45 | 0.492 | 0.0563 | |
| HSD | 0.1306 | 0.0342 | 9.185 | 7.982 | 1.199 | 0.4837 | |
| CKD | 0.1537 | 0.0428 | 10.32 | 9.541 | 1.586 | 0.3635 | |
| Proposed Circuit | 0.1132 | 0.0340 | 6.214 | 6.136 | 0.664 | 0.0342 | |

Table I. Proposed Domino Circuit by varying Back gate Voltage of PUN and V_{DDH} =0.9V

| | | | - | | 1 | 0 11 | L | | |
|-------|------------|----------|-------|--------|--------|--------|--------|--------|--------|
| Input | | Proposed | (CKD | (HSD) | LCR | CKCCD | (DFD) | (HSCD) | (CEDL) |
| | | |) | | Keeper | | | | |
| | Power (nw) | 18.98 | 6931 | 37.786 | 24.70 | 138.94 | 22.90 | 37.78 | 49.11 |
| | Delay (ps) | 6.144 | 7.614 | 6.258 | 7.582 | 1352 | 9.410 | 6.257 | 11.53 |
| 2 | PDP (aJ) | 0.116 | 52.77 | 0.236 | 0.187 | 187.8 | 0.215 | 0.236 | 0.566 |
| | Power (nw) | 22.99 | 6990 | 41.758 | 28.78 | 48.58 | 28.33 | 41.75 | 58.04 |
| | Delay (ps) | 6.138 | 7.243 | 6.333 | 7.618 | 590.7 | 9.989 | 6.333 | 12.14 |
| 4 | PDP (aJ) | 0.141 | 50.62 | 0.264 | 0.219 | 28.69 | 0.282 | 0.264 | 0.704 |
| | Power (nw) | 30.27 | 7024 | 49.200 | 35.51 | 41.18 | 41.49 | 49.20 | 192.64 |
| | Delay (ps) | 6.479 | 7.419 | 6.704 | 7.799 | 293.2 | 11.484 | 6.704 | 13.472 |
| 8 | PDP (aJ) | 0.196 | 52.11 | 0.329 | 0.276 | 12.07 | 0.476 | 0.329 | 2.595 |
| | Power (nw) | 45.06 | 7052 | 63.892 | 50.12 | 58.73 | 80.82 | 63.89 | 899.77 |
| | Delay (ps) | 7.500 | 8.200 | 7.747 | 8.842 | 190.2 | 13.956 | 7.747 | 16.156 |
| 16 | PDP (aJ) | 0.337 | 57.82 | 0.494 | 0.443 | 11.17 | 1.127 | 0.494 | 14.53 |
| | Power (nw) | 73.85 | 7088 | 92.89 | 574.2 | 91.88 | 158.95 | 92.89 | 1366 |
| | Delay (ps) | 9.744 | 8.200 | 10.051 | 9.588 | 174.71 | 18.924 | 10.05 | 22.48 |
| 32 | PDP (aJ) | 0.719 | 58.12 | 0.933 | 5.505 | 16.05 | 3.007 | 0.933 | 30.70 |
| | Power (nw) | 131.9 | 7.148 | 150.42 | 665.2 | 114.09 | 238.08 | 150.42 | 1167 |
| | Delay (ps) | 12.46 | 14.47 | 14.57 | 10.181 | 124.78 | 40.572 | 14.574 | 104.5 |
| 64 | PDP (aJ) | 1.643 | 0.103 | 2.191 | 6.772 | 14.23 | 9.659 | 2.192 | 121.9 |
| | | | | | | | | | |

Table.II.. Comparison of Proposed and Existing approch

IV. CONCLUSION

The main contribution of the domino circuit implementation is to increase the speed of operation of the transistor and made GHz range of frequency to compete this nanoscale world, the domino circuit is the extended version of MOS technology. Domino circuit design saving the average power consumption of 19.16%, 31.21% SFLD technique, 39.72%, 38.84% HSD techniques, 51.23%, 49.62% CKD techniques, 29.73%, 40.23% DFD and when compared with MOS based proposed techniques it saving the average power of 14.84%, 24.64% SFLD, 34.63%, 32.73% HSD, 86.32%, 84.43% CKD, 18.36%, 24.83% LCR, 15.23%, 16.73% DFD . SFLD has a speed improvement of 19% as compared to DFDL and noise immunity also increases. SFLD is highly improved method for faster operation of circuit design.

References

- R.J. Baker, CMOS: Circuit Design, Layout, and Simulation, John Wiley & Sons, NJ, 2011.
- [2] F. Moradi, T. Vu Cao, E.I. Vatajelu, A. Peiravi, H. Mahmoodi, D.T. Wisland, Domino logic designs for highperformance and leakage-tolerant applications, Integr. VLSI J. 46 (2013) 247–254.
- [3] J.-J. Kim, K. Roy, A leakage tolerant high fan-in dynamic circuit design technique,
- [4] in: Proceedings of the 27th European Solid-State Circuits Con-ference, ESSCIRC, IEEE, 2001, pp. 309–312.
- [5] M. Asyaei, A. Peiravi, Low power wide gates for modern power efficient processors, Integr. VLSI J. 47 (2014) 272– 283.
- [6] J.M. Rabaey, A.P. Chandrakasan, B. Nikolic, Digital Integrated Circuits, 2nd ed., Prentice Hall, Englewood Cliffs, 2003.
- [7] J. Deng, H.S.P. Wong, A compact spice model for carbon-nanotube field-effect transistors including non-idealities and its application – part 1: model of the intrinsic channel region, IEEE Trans. Electron Devices 54 (12) (2007) 3186–3194.
- [8] A.D. Franklin, M. Luisier, S.-J. Han, G. Tulevski, C.M. Breslin, L. Gignac, et al., Sub-10 nm carbon nanotube transistor, Nano Lett. 12 (2) (2012) 758–762.
- [9] Stanford CNFET Model Quick User Guide, (https://nano.stanford.edu/stanfordcnfet-model-hspice), 2014.
- [10] Predictive Technology Model (PTM). 32 nm High Performance V2.1 Technology of PTM Model. (2012, Feb. 19) http://www.eas.asu.edu/~ptm/
- [11] H. Mahmoodi and K. Roy, "Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 3, pp. 495–503, Mar. 2004.
- [12] A. Alvandpour, R. Krishnamurthy, K. Sourrty, and S. Y. Borkar, "A sub-130-nm conditional-keeper technique," IEEE J.

Solid-State Circuits, vol. 37, no. 5, pp. 633–638, May 2002.

- [13] M. H. Anis, M. W. Allam, and M. I. Elmasry, "Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 10, no. 2, 71–78, Apr. 2002.
- [14] Y. Lih, N. Tzartzanis, and W. W. Walker, "A leakage current replica keeper for dynamic circuits," IEEE J. Solid-State Circuits, vol. 42, no. 1, 48–55, Jan. 2007.
- [15] A. Peiravi and M. Asyaei, "Robust low leakage controlled keeper by currentcomparison domino for wide fan-in gates, integration," VLSI J., vol. 45, no. 1, pp. 22–32, 2012.
- [16] F. Moradi, A. Peiravi, H. Mahmoodi, A new leakage tolerant for high fan-in domino gates, in: Proceeding of International Conference on Microelectronics, Tunisia, 2004, pp. 493–496.
- [17] F. Moradi, H. Mahmoodi, A. Peiravi, A high speed and leakage-tolerant domino logic for high fan-in gates, in: Proceeding of the 15th ACM Great Lakes Symposium on VLSI, (GLSVLSI), Chicago, IL, USA, 2005, pp. 478–481.
- [18] H. Mahmoodi-Meimand, K. Roy, Diodefooted domino: a leakage-tolerant high fan-in dynamic circuit design style, IEEE Trans. Circuits Syst. I: Regul. Pap. 51 (2004) 495–503.
- [19] F. Moradi, H. Mahmoodi, A. Peiravi, A high speed and leakage-tolerant domino logic for high fan-in gates, in: Proceeding of the 15th ACM Great Lakes Symposium on VLSI, (GLSVLSI), Chicago, IL, USA, 2005, pp. 478–481.
- [20] S.-O. Jung, S.-M. Yoo, K.-W. Kim, S.-M.S. Kang, Skew-tolerant high-speed (STHS) domino logic, in: Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS, 2001, pp. 154–157.
- [21] M.M. Griffin, J. Zerbe, G. Tsang, M. Ching, L. Portmann, Α process-800-MB/s, DRAM byteindependent, wide interface featuring command interleaving and concurrent memory operation, IEEE J. Solid-State Circuits 33 (1998) 1741-1751.

[22] L. Ding, P. Mazumder, On circuit techniques to improve noise immunity of CMOS dynamic logic, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12 (2004) 910–925.

[23] L. Wang, R. Krishwamurthy, K.

Soumyanath, N.R. Shanbhag, An energyefficient leakage-tolerant dynamic circuit technique, in: Proceedings of the 13th Annual IEEE International ASIC/SOC Conference, IEEE, 2000, pp. 221–225.