High CMRR voltage mode instrumentation amplifier using a new CMOS differential difference current conveyor realization

T. Ettaghzouti, N. Hassen

Abstract—This paper describes a new CMOS realization of differential difference current conveyor circuit. The proposed design offers enhanced characteristics compared to DDCC circuits previously exhibited in the literature. It is characterized by a wide dynamic range with good accuracy thanks to use of adaptive biasing circuit instead of a constant bias current source as well as a wide bandwidth (560 MHz) and a low parasitic resistance at terminal X about 6.86 Ω .

A voltage mode instrumentation amplifier circuit (VMIA) composed of a DDCC circuit and two active grounded resistances is shown as application. The proposed VMIA circuit is intended for high frequency applications. This configuration offers significant improvement in accuracy as compared to the state of the art. It is characterized by a controllable gain, a large dynamic range with THD less than 0.27 %, a low noise density ($22 \text{ nV/Hz}^{1/2}$) with a power consumption about 0.492 mW and a wide bandwidth nearly 83 MHz.

All proposed circuits are simulated by TSPICE using CMOS 0.18 μm TSMC technology with \pm 0.8 V supply voltage to verify the theoretical results.

Keywords—Differential difference current conveyor (DDCC), Adaptive biasing circuit, Instrumentation amplifier (IA), Voltage mode, CMRR.

I. INTRODUCTION

A n instrumentation amplifier is an important electronic device widely applied to amplify the small differential signals in the presence of large common-mode interference. This integrated circuit present a kind of differential amplifier family which can be found in medical instrumentation [1-5], readout circuits of biosensor [6, 7], data acquisition and signal processing [8].

The first proposed instrumentation amplifier circuit is built of three operational amplifier integrated circuits and seven resistances. This circuit is characterized by major cons which are the limitations of the bandwidth and the common-mode rejection ratio (CMRR). To overcome these problems, novel

tettaghzouti@ju.edu.sa).

instrumentation amplifier topologies have introduced in the literature. In 2010, Erkan Yuce has proposed four instrumentation amplifier (IA) topologies, one of which is current-mode (CM) while the others are voltage-mode (VM), using current feedback operational amplifiers (CFOAs) [9]. In 2013, a new design of a chopper current mode instrumentation amplifier composed by two second generation current conveyor circuits has presented. This circuit aims to be the reading circuit of a high precision temperature sensor [10]. In 2016, a new design of a current mode instrumentation amplifier (CMIA) based on the flipped voltage follower (FVF) is proposed [11].

In this paper, a high performance differential difference current conveyor circuit (DDCC) operated at \pm 0.8 V is presented. Through the use of a modified flipped voltage follower cell as an adaptive biasing circuit and compensation impedances in form of a resistance in series with a capacitor, this circuit is characterized by a voltage dynamic range about \pm 0.62 V with THD less than 0.25 %, a low parasitic impedance at terminal X (6.86 Ω) and wide bandwidth about 558 MHz. Also, the current mode responses of DDCC circuit show a \pm 0.35 mA dynamic range and a bandwidth about 560 MHz. The power consumption is about 0.472 mW.

As an application, a controlled voltage mode instrumentation amplifier circuit using a DDCC circuit and two grounded active resistances is proposed. This circuit is intended for high frequency applications. It is characterized by controlled gain, wide bandwidth about 83 MHz, a high CMRR (146 dB) and power consumption about 0.492 mW.

II. ADAPTIVE BIASING

Adaptive biasing circuit presents a typical solution very used in the modern applications to overcome the problem of the large bias current [12, 13]. This circuit is characterized by a high input impedance, a low output resistance, high precision currents and the possibility to operate with a lower voltage supply.

The schematic diagram of differential pair polarized by adaptive biasing circuit [14, 15] is presented in Fig. 1. This technique allows to couple the differential pair by two DC voltage level shifters.

T. Ettaghzouti is assistant professor of Physic, microelectronics and electronics to Faculty of Arts and Sciences Al Qurayyat, Jouf University, Saudi Arabia (corresponding author to provide phone: +966557718089; e-mail: thourayataghzouti@yahoo.fr

N. HASSEN was professor of microelectronics and electronics to ISIMM University of Monastir, Tunisia (corresponding author to provide phone: +216 73 464 168; e-mail: nejib.hassen@fsm.rnu.tn)..




Fig. 1 Schematic diagram of differential pair biased by adaptive biasing circuit

The current drain expression of differential pair operating in saturation mode is given by:

$$I_{1,2} = \frac{\beta_{1,2}}{2} \left(V_{SG1,2} - |V_{TP}| \right)^2 \tag{1}$$

Assuming that the transistors M1-M2 are identical, the differential output current (I_d) is defined as:

$$I_{d} = I_{1} - I_{2} = \frac{\beta_{1,2}}{2} \left(V_{SG1} + V_{SG2} - 2 |V_{TP}| \right) \left(V_{SG1} - V_{SG2} \right)$$
(2)

In order to obtain a linear differential current (I_d), the term $V_{SG1} + V_{SG2} - 2 |V_{TP}|$ must have a constant value. As solution, two floating DC voltage sources with values $V_B - |V_{TP}|$ have been integrated, as shown in Fig 1.

The sum and difference relationships between V_{SG1} and V_{SG2} are given by:

$$V_{SG1} + V_{SG2} = 2(V_B + |V_{TP}|)$$
(3)

$$V_{SG1} - V_{SG2} = 2(V_1 - V_2)$$
(4)

The differential output current expression has become:

$$I_{d} = 2\beta V_{B} (V_{1} - V_{2}) = g_{m} (V_{1} - V_{2})$$
(5)

The linear input signal range and the linear output signal range are delimited respectively by:

$$\left|V_{1}-V_{2}\right| < V_{B} \tag{6}$$

$$I_d < 2\beta V_B^2 \tag{7}$$

Fig. 2 shows different CMOS source follower topologies. The common drain amplifier is presented in Fig 2 (a). It presents the simplest design of a high linearity unity buffer [16]. This circuit can be operated with a minimum supply voltage of :

$$V_{DD,\min} - V_{ss,\min} = V_{SD1,sat} + V_{SD2,sat}$$
(8)

Also, this circuit can be used as a voltage follower where the output voltage follows the input voltage with a DC level shift (V_{SGI}).

$$V_{OUT} = V_{IN} + V_{SG1} \tag{9}$$

Regarding behavior of large-signal, this circuit is capable to sink a large current from the load, but its sourcing capability is limited by the current drain of transistor M2. The major disadvantage of this circuit is that the current through the transistor M1 depends on the output current. Consequently, the voltage gain is less than unity.

The voltage gain and the output resistance expressions are given by:

$$\frac{V_{OUT}}{V_{IN}} = \frac{r_{o1}r_{o2}g_{m1}}{r_{o1} + r_{o2} + r_{o1}r_{o2}g_{m1}}$$
(10)

$$R_{OUT} = \frac{r_{o1}r_{o2}}{r_{o1} + r_{o2}} \tag{11}$$

The circuit shown in Fig 2 (b) presents a modified voltage follower circuit named flipped voltage follower (FVF) [17, 18]. The current through transistor M1 is kept constant, regardless of the output current, thanks to the use of transistor M3 as a source of bias current. Considering that the short-channel effect $V_{SG,M1}$ held constant, the voltage gain is unity. Contrary to the classic voltage follower, this circuit is able to source a large amount of current. But, its damping capability is limited by the current through the transistor M1. The large sourcing capability is due to the low impedance at the output node.

The voltage gain and the output resistance expressions are given by:

$$\frac{V_{OUT}}{V_{IN}} = \frac{r_{o1}r_{o2}r_{o3}g_{m1}g_{m2}}{r_{o2} + r_{o2}r_{o3}g_{m2} + r_{o1}r_{o2}g_{m1} + r_{o1}r_{o2}r_{o3}g_{m1}g_{m2}}$$
(12)

$$R_{OUT} = \frac{r_{o1}r_{o2} + r_{o2}r_{o3}}{r_{o1} + r_{o2} + r_{o3} + r_{o1}r_{o2}r_{o3}g_{m1}g_{m2}}$$
(13)

The minimum supply voltage used to power FVF circuit is expressed by:

$$V_{DD,\min} - V_{SS,\min} = V_{SD_{M3},sat} + V_{SD_{M2},sat} + |V_{TP2}|$$
(14)

The linear operation region of FVF circuit is still valid for transistors M1 and/or M2 operated in saturation region. The valid region of limited common mode input voltage range is expressed by:

$$V_{SS} + V_{DS_{M3},sat} - |V_{TP1}| < V_{CM} < V_{DD} - V_{SD_{M2},sat} - V_{SD_{M1},sat} - |V_{TP1}|$$
(15)

The folded flipped voltage follower (FFVF) presented in Fig 2 (c) is introduced as a solution for the limited current delivering capability of FVF [19]. The transistor M4 provides additional current whenever it is required by load. Therefore, this circuit is capable to sink and provide large current. The voltage gain and the output resistance expressions are given by:

$$\frac{V_{OUT}}{V_{IN}} = \frac{r_{o1}r_{o2}r_{o3}r_{o4}g_{m1}(g_{m2} + g_{m4})}{(r_{o1} + r_{o3})(r_{o4} + r_{o2}) + r_{o1}r_{o2}r_{o3}r_{o4}g_{m1}(g_{m2} + g_{m4})}$$
(16)

$$R_{OUT} = \frac{r_{o2}r_{o4}(r_{o1} + r_{o3})}{(r_{o1} + r_{o3})(r_{o4} + r_{o2}) + r_{o1}r_{o2}r_{o3}r_{o4}g_{m1}(g_{m2} + g_{m4})}$$
(17)

The minimum supply voltage used to power FFVF circuit is expressed by:

$$V_{DD,\min} - V_{SS,\min} = V_{SD_{M2},\text{sat}} + V_{DS_{M4},\text{sat}} + |V_{TP2}| + |V_{TP4}|$$
(18)




Fig 2 Voltage buffer: (a) common-drain, (b) Flipped voltage follower (c) Folded flipped voltage follower, (d) Modified folded flipped voltage follower

The valid region of limited common mode input voltage range is expressed by:

$$V_{SS} + V_{DS_{M4},sat} + |V_{TP4}| - |V_{TP1}| < V_{CM} < V_{DD} - V_{SD_{M2},sat} - V_{SD_{M1},sat} - |V_{TP1}|$$
(19)

The modified folded flipped voltage follower (FFVF) is presented in Fig. 2 (d). The transistor M5 has been integrated in order to minimize the output impedance. The voltage gain and the output resistance expressions are given by:

$$\frac{V_{oUT}}{V_{IN}} = \frac{r_{o2}r_{o4}r_{o5}g_{m1}g_{m3}g_{m4}g_{m5}}{r_{o2}g_{m3}(g_{m3} + r_{o4}r_{o5}g_{m1}g_{m3}g_{m5}(g_{m3} + g_{m2}))} + r_{o5}r_{o4}g_{m3}g_{m5}(g_{m3} + g_{m1}r_{o2}(g_{m3} + g_{m2}))$$
(20)

$$R_{OUT} = \frac{r_{o1}r_{o4}r_{o5}g_{m5}g_{m3}^{2}}{r_{o4}r_{o5}g_{m5}(r_{o1}g_{m1}g_{m3} + g_{m2})(g_{m3} + g_{m4})} + r_{o1}g_{m3}(g_{m3} + r_{o4}r_{o5}g_{m2}g_{m4}g_{m5})$$
(21)

The characteristics for all voltage follower circuits have been estimated by TSPICE using 0.18 μ m CMOS TSMC with \pm 0.8 V supply voltage. The variations of output voltage according to the variation of input voltage show the same linear behavior over an input voltage range from - 0.8 V to 0.45 V, as presented in Fig. 3.

From Fig. 4, it can be noticed that, the output impedance of modified folded flipped voltage follower at low frequency is less than those of flipped FVF, conventional FVF and common drain amplifier. The output impedances present resistive behaviors equal respectively to 170Ω , 461.2Ω , 873.9Ω and $4.52 \text{ k}\Omega$ up to 0.6 GHz.

III. DIFFERENTIAL DIFFERENCE CURRENT CONVEYOR CIRCUIT DDCC

A. Circuit description

The differential difference current conveyor circuit was introduced as new active building block in 1996 by W. Chiu et al [20]. This circuit has three voltage input terminals (Y1, Y2, Y3) with high impedances, a current input terminal (X) with a low impedance and a current output terminal (Z) with a high impedance. The relationships between voltage and current terminals can be expressed in the real case by the following matrix equation.




Fig 4 Variation of output impedances according to frequency

Frequency (Hz)

where $\beta_j=1 - \epsilon_{vj}$ for (j = 1, 2, 3) and $\alpha = 1 - \epsilon_i$, whereas ϵ_{vj} and ϵ_i ($|\epsilon_{vj}| \ll 1$ and $|\epsilon_i| \ll 1$) represent voltage and current tracking errors of circuit, respectively. There are two types of DDCC depending on the sign of α , namely positive-type (DDCC+) or negative-type (DDCC-).

The overall CMOS circuit of proposed DDCII is shown in Fig. 5. The input stage is composed by two PMOS differential pairs (M1, M2) and (M3, M4) biased by two adaptive biasing circuits, composed by CMOS source follower shown in Fig. 3 (d), and three current mirrors (M5, M6), (M7, M8) as well as (M9, M10) such as the drains of M6 and M8 are connected respectively to M9 and M10.

The offset voltage expression between the input voltages (V_{Y1}, V_{Y2}, V_{Y3}) and the output voltage (V_X) is given by:

$$\Delta V = V_{X} - \left(V_{Y1} - V_{Y2} + V_{Y3}\right)$$

$$\approx \lambda_{p} \left[V_{D1-3}\left(\sqrt{\frac{2I_{1}}{\beta_{1}}} - \sqrt{\frac{2I_{3}}{\beta_{3}}}\right) - V_{D2-4}\left(\sqrt{\frac{2I_{2}}{\beta_{2}}} - \sqrt{\frac{2I_{4}}{\beta_{4}}}\right)\right]$$
(23)

where, V_{D1-4} and I_{1-4} are the drain voltages and the drain currents of transistors M1-M4.

It is clear that the offset voltage is null because the two pair differentials M1-M2 and M3-M4 have the same characteristics and the sum of drain currents $I_1 + I_3$ and $I_2 + I_4$ are equal since the drain terminals of transistors M6 and M8 are connected respectively to the drain terminals of transistors M9 and M10. Therefore, the first property of DDCC circuit is verified.

$$V_X = V_{Y1} - V_{Y2} + V_{Y3} \tag{24}$$

The output stage composed of transistors M11 to M20 is constituted by two current mirrors and two offset adjustments. The current mirror M12-M15 has the same current drain than the two current mirrors M5-M6 and M7-M8 since the drain terminal of transistor M11 is connected to the drain terminal of transistor M13. Moreover, the connection of two drain terminals of transistors M14 and M15 respectively to the drain terminals of transistors M17 and M18 check the second property of the DDCC circuit.

$$I_X = I_Z \tag{25}$$




Fig 5. Proposed differential difference current conveyor circuit (DDCC)

According to the small-signal equivalent circuit analysis, the expressions of βj are given as following, while taking into account that the transistors of NMOS and PMOS current mirrors are characterized by same trans-conductance (g_{mN} , g_{mP}) and same resistor seen at the drain of transistor (r_N , r_P).

$$\beta_{1} = \frac{V_{X}}{V_{Y1}} = \frac{r_{N}^{3} r_{P}^{3} g_{mP} g_{mN} (g_{m2} + g_{m1})}{(r_{P} + r_{N})^{3} + r_{N}^{3} r_{P}^{3} g_{mP} g_{mN} (g_{m2} + g_{m1})} \approx 1$$
(26)

$$\beta_{2} = \frac{V_{X}}{V_{Y2}} = -\frac{r_{N}^{3} r_{P}^{3} g_{mP} g_{mN} \left(g_{m4} + g_{m3}\right)}{\left(r_{P} + r_{N}\right)^{3} + r_{N}^{3} r_{P}^{3} g_{mP} g_{mN} \left(g_{m4} + g_{m3}\right)} \approx -1 \quad (27)$$

$$\beta_{3} = \frac{V_{X}}{V_{Y3}} = \frac{r_{N}^{3} r_{P}^{3} g_{mP} g_{mN} \left(g_{m4} + g_{m3}\right)}{\left(r_{P} + r_{N}\right)^{3} + r_{N}^{3} r_{P}^{3} g_{mP} g_{mN} \left(g_{m4} + g_{m3}\right)} \approx 1$$
(28)

 $\alpha \approx 1$

The current transfer ratio α is equal to:

The parasitic resistance of the X terminal is given by:

$$R_{X} = \frac{V_{X}}{I_{X}} = \frac{r_{N}r_{P}(r_{N} + r_{P})^{2}}{(r_{N} + r_{P})^{3} + r_{N}^{3}r_{P}^{3}g_{mN}(g_{mP}g_{m4} + g_{mN}g_{m3})}$$
(30)

In order to stabilize the bandwidth of proposed DDCC circuit, compensation impedances in form of a resistance R in series with a capacitor C have been integrated as presented in Fig. 5. By considering the compensation impedances, the voltage transfer expression of proposed DDCC circuit is characterized by seven poles (ω_{p1-7}) and seven zeros (ω_{z1-7}), as given by:

$$A_{V} = \frac{V_{X}}{V_{Y1} - V_{Y2} + V_{Y3}} = A_{0} \frac{\left(1 + \frac{s}{\omega_{z1}}\right) \left(1 + \frac{s}{\omega_{z2}}\right) \dots \left(1 + \frac{s}{\omega_{z7}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \left(1 + \frac{s}{\omega_{p2}}\right) \dots \left(1 + \frac{s}{\omega_{p7}}\right)}$$
(31)

By substituting $s = j\omega$ and at $\omega = \omega_H$, the squared magnitude of transfer function is given by:

$$\left|A_{V}(j\omega_{H})\right|^{2} = \frac{\left(1 + \frac{\omega_{H}^{2}}{\omega_{z1}^{2}}\right)\left(1 + \frac{\omega_{H}^{2}}{\omega_{z2}^{2}}\right)\dots\left(1 + \frac{\omega_{H}^{2}}{\omega_{z7}^{2}}\right)}{\left(1 + \frac{\omega_{H}^{2}}{\omega_{p1}^{2}}\right)\left(1 + \frac{\omega_{H}^{2}}{\omega_{p2}^{2}}\right)\dots\left(1 + \frac{\omega_{H}^{2}}{\omega_{p7}^{2}}\right)} = \frac{1}{2}$$
(32)

The expression of $\omega_{\rm H}$ can be given by [21, 22]:

$$\omega_{H} \cong \frac{1}{\sqrt{\left(\frac{1}{\omega_{p1}^{2}} + \frac{1}{\omega_{p2}^{2}} + \dots + \frac{1}{\omega_{p7}^{2}}\right) - 2\left(\frac{1}{\omega_{z1}^{2}} + \frac{1}{\omega_{z2}^{2}} + \dots + \frac{1}{\omega_{z7}^{2}}\right)}}$$
(33)

By considering these approximations ($\omega_{p1} \ll \omega_{p2} \ll ... \omega_{p7}$ and $\omega_{p1} \ll \omega_{z1} \ll \omega_{z2} \ldots \ll \omega_{z7}$), the cut-off frequency of proposed differential difference current conveyor DDCC is roughly equal to the cut-off frequency of the first pole.

$$f_{H} = f_{p1} = \frac{2r_{N}^{2}r_{P}^{3}g_{mN}^{3}}{2\pi \left(\left(5Rr_{P} + 5Rr_{N} + 3r_{N}r_{P}\right) \left(r_{N} + r_{P}\right)^{2} + 14r_{N}^{3}r_{P}^{3}g_{mN}^{3}R \right)C}$$
(34)

B. Simulation results

The performance of the proposed DDCC circuit was verified by performing TSPICE simulations with supply voltages \pm 0.8 V using 0.18 µm TSMC CMOS technology. The transistor aspect ratios are given in Table 1.

Table 1. Transistor aspect ratios of proposed DDCC circuit

Transistor	W(μm) /L (μm)		
M1, M2, M3, M4	5/0.18		
M5, M6, M7, M8, M12, M13, M14, M15,	3/0.18		
M20			
M9, M10, M11, M16, M17, M18, M19	10/0.18		
M1a, M1b, M1c, M1d	2/0.18		
M2a, M2b, M2c, M2d	40/0.18		
M3a, M3b, M3c, M3d, M4a, M4b, M4c,	0.27/0.3		
M4d			
M5a, M5b, M5c, M5d	0.4/0.18		

The DC voltage characteristics between Y-terminals and X-terminal are presented in Fig. 6. The output voltages obtained to X-terminal according to $V_{Y1}-V_{Y2}+V_{Y3}$ show a common dynamic range extended from - 0.62 V to 0.62 V with offset voltage less than 12 μ V. The variation of output current I_Z versus the current I_X is shown in Fig. 7. With grounded Y terminals and a load resistance of about 1 k Ω , the current follower characteristic presents a maximum offset current of 12.2 nA with the boundary linear range from - 350 μ A to 350 μ A.




Fig. 6 DC transfer characteristic for voltage transfer




Fig. 7 DC transfer characteristic for current transfer

The frequency response of voltage gains $(V_X/V_{Y1}, V_X/V_{Y2}, V_X/V_{Y3})$ and current gain (I_Z/I_X) are plotted in Fig. 8. The cutoff frequencies of the voltage gains obtained without load are about 558 MHz and unity gains at low frequencies. The frequency response of current gain shows a unit gain and a cutoff frequency about 563 MHz with load resistance about 1 k Ω . The frequency characteristic of parasitic impedance at X terminal are presented in Fig 9. This circuit shows a resistive behaviors about 6.86 Ω up to 10 MHz. The power consumption of DDCC circuit is about 472 μ W.

Fig. 9 shows the variations of total harmonic distortion of output voltage V_X for different peak to peak differential input voltage amplitudes with 10 kHz and 1 MHz frequency.




Fig. 8 Frequency responses of current and voltage gains




Fig. 9. Frequency response of parasitic impedance Z_X




Fig. 10 THD of voltage follower with 10 kHz and 1 MHz.

Table 2 shows an impartial comparison between the proposed DDCC circuit and other proposed in the literature. it's obvious that our circuit is characterized by a large dynamic range, good accuracy as well as low parasitic resistance at X-terminal.

IV. Controlled voltage mode instrumentation amplifier (VMIA)

A. Circuit Description

The schematic diagram for proposed voltage mode instrumentation amplifier circuit is presented in Fig 11. It is composed of one differential difference current conveyor circuit (DDCC) and two grounded resistances.




Fig. 11 Voltage mode instrumentation amplifier circuit (VMIA)

Considering the ideal case for DDCC circuit, the routine analysis yields the following transfer function:

$$V_{OUT} = A_0 \left(V_{IN1} - V_{IN2} \right)$$
(35)

where, the gain A_0 is equal to the ratio R_2 / R_1 .

Taking into account the non-ideal gains of DDCC circuit, Eq (35) has become:

$$V_{OUT} = \alpha A_0 \left(\beta_1 V_{IN1} - \beta_2 V_{IN2} \right)$$
(36)

From this expression, the differential-mode gain (ADM) and the common-mode gain (ACM) are respectively given by:

$$A_{DM} = \frac{\alpha}{2} A_0 \left(\beta_1 + \beta_2\right) \tag{37}$$

$$A_{CM} = \alpha A_0 \left(\beta_1 - \beta_2 \right) \tag{38}$$

The common-mode rejection ratio CMRR is computed as follows:

$$CMRR = \left| \frac{A_{DM}}{A_{CM}} \right| = \frac{1}{2} \left| \frac{\beta_1 + \beta_2}{\beta_1 - \beta_2} \right|$$
(39)

It is clear from this expression that the CMRR is independent of gain, which is a desired situation. The active and passive element sensitivities are evaluated as:

$$S_{V_{OUT}}^{A_0} = 1 \qquad S_{V_{OUT}}^{V_{IN1}} = \frac{V_{IN1}}{V_{IN1} - V_{IN2}} \qquad S_{V_{OUT}}^{V_{IN2}} = \frac{V_{IN2}}{V_{IN2} - V_{IN1}}$$
$$S_{V_{OUT}}^{\alpha} = 1 \quad S_{V_{OUT}}^{\beta_1} = \frac{\beta_1 V_{IN1}}{\beta_1 V_{IN1} - \beta_2 V_{IN2}} \qquad S_{V_{OUT}}^{V_{IN2}} = \frac{\beta_2 V_{IN2}}{\beta_2 V_{IN2} - \beta_1 V_{IN1}}$$

The presences of parasitic impedances include effects not only on the gain but also on the value of the bandwidth. The proposed VMIA circuit considering the present of parasitic elements is shown in Fig. 12.




Fig 12 Instrumentation amplifier circuit considering the present of parasitic elements

		Differential difference current conveyor DDCC						
Parameters	Units	[23]	[24]	[25]	[26]	[27]	[28]	Proposed
		2012	2013	2010	2010	2016	2011	circuit
Technology CMOS	μm	0.18	0.18	0.25	0.25	0.25	0.25	0.18
Supply voltage	V	± 0.9	± 0.3	± 1.5	± 1.5	±1.25	±1.25	± 0.8
DC voltage range	V		± 0.15	± 0.9			±0.3	± 0.62
Voltage offset	mV		< 0.093	1.36				0.012
Bandwidth of voltage	MHz	588.84	27	120	80	291	100	559.12
transfer gain V_X/V_{Y1} ,						312		558.54
$V_X/V_{Y2}, V_X/V_{Y3}$								558.30
Voltage gain		0.99	1	1			1	1
DC current range	mA		± 0.008	± 1			± 0.1	± 0.35
Current offset	nA		<3					6.02
Bandwidth of current	MHz	605.86	27	85	80	513	100	562.85
transfer gain								
Current gain		0.99	1	1			1	1
Node X parasitic	Ω/μΗ	150.2/4.16	1600/270	9/	600/	3/1.8	1-12k	6.36/237.
impedance: R _X /L _X							(0.1-	9
							100µA)	
Node Z parasitic	MΩ/p	5.03/24	10.38/0.1		0.014/-	$0.25 \ 10^{-3}$,		6.23/31.5
impedance: R_Z/C_Z	F		3		-	50		
Node Y_1 , Y_2 , Y_3	$G\Omega/fF$	29.08 10 ³ /3.8	130/5			∞/15.5		∞/12.4
parasitic impedances:		6	119/5			∞/21.5		∞/12.51
R_{Y}/C_{Y}			119/5					∞/12.68
Power consumption	μW	462	18.6	1740	2000	930	1350	472

Table 2. Performance parameters comparison of proposed DDCC circuit with other reported in the literature

If only parasitic impedances of DDCC are considered into account, the expression (35) is become as:

$$V_{OUT} = \frac{R_Z / R_2}{R_1 + R_X} \frac{1}{1 + sC_Z (R_Z / R_2)} (V_{IN1} - V_{IN2})$$
(40)

where, the gain A_V of instrumentation amplifier as well as the bandwidth ω_c , where it equal to infinity in the ideal case, are given respectively by:

$$A_{V} = \frac{R_{Z} / / R_{2}}{R_{1} + R_{X}}$$
(41)

$$\omega_c = \frac{1}{C_z \left(R_z \, / / R_2 \right)} \tag{42}$$

In the order to make the gain of proposed VMIA controllable, the passive grounded resistances R_1 and R_2 are replaced by two active resistances structure based on MOS transistors, as shown in Fig 13.

The active resistance circuit is composed by a mixed translinear loop (M1, M2, M3, M4), two current mirrors (M5, M6 and M7, M8, M9), two current sources (M10, M12) and a bias current I0 [29]. Assuming that all transistors are operated in saturation region, the relationship between current IR and voltage V_R is given by:

$$\frac{V_R}{I_R} = R = \frac{1}{\sqrt{2I_0C_{ox}} \left(\sqrt{\mu_p \left(\frac{W}{L}\right)_{M4}} + \sqrt{\mu_p \left(\frac{W}{L}\right)_{M2}}\right)}$$
(43)




Fig 13. Active resistance controlled by bias current I_0

In the above equation, the resistance variation is inversely proportional to the variation of bias current I0. To confirm this result, the active resistance circuit is simulated by \pm 0.8 V supply voltage and the aspect ratios (W/L) of the MOS transistors were taken as 30 μ m / 0.18 μ m for M1-M2, 60 μ m / 0.18 μ m for M3-M4, 0.27 μ m / 0.18 μ m for M7-M9 and 10 μ m / 0.18 μ m for M5-M6. Fig. 14 shows the variation of the resistance as a function of the bias current I0.




Fig 14. Variation of active resistor and center frequency values according by bias current ${\rm I}_0$

The proposed instrumentation amplifier is simulated for differential voltage gain by fixed the bias current of resistance R2 to 5 μ A and varied the bias current of resistance R₁ by 5 μ A, 10 μ A, 20 μ A, 40 μ A, 60 μ A, 80 μ A, and 100 μ A, respectively. The variation of the differential gains as a function of frequency is shown in Fig. 15. It is clear that the simulated gains are equal to 0 dB, 4.95 dB, 9.73 dB, 12.46 dB,15.01 dB, 17.67 dB and 19.15 dB, respectively. Also, these variations have a wide bandwidth equal to 83 MHz and independent to gain variations.

Fig. 16 displays the DC gain of the instrumentation amplifier where a bias current of transistor R1 fixed to 100 μ A and the bias current of resistance R2 varied of 40 μ A, 60 μ A, 80 μ A and 100 μ A.

The CMRR frequency response is shown in Fig. 17. In this figure, we see that the CMRR has a high value equal to 146 dB for low frequency at 100 kHz.

To observe the incompatibility of active resistance on the instrumentation amplifier's gain, a Monte-Carlo analysis is performed by selecting the bias current values of two resistances R_1 and R_2 to 100 μ A with a 10 % Gaussian deviation for 100 simulation runs. The statistical result in histogram is shown in Fig. 18 where the maximum, median and minimum numbers of circuit were found as 1, 0.98 and 0.97, respectively.




Fig. 15. Magnitude frequency response of VMIA




Fig. 17. CMRR frequency response of VMIA




Fig. 18. Statistical results of Monte-Carlo analysis for VMIA with 10% deviation bias current I_0

A comparison between the proposed circuit and others structures of instrumentation amplifiers presented in the literature is given in Table 3. Our amplifier has remarkable advantages over other circuits at the wide bandwidth, and the low supply voltage while maintaining a simple structure and a current controlled gain. Also the CMRR of the proposed circuit is higher than those of [30] but it is smaller than those of [31] while keeping a low consumption power.

V.CONCLUSION

A new CMOS realization for differential difference current conveyor circuit DDCC has presented in this paper. By using adaptive biasing circuit instead of use simple the constant bias current source, this circuit is characterized by large voltage

Ref	Technology	Supply	Bandwidth	CMRR	Power consumption	Nr. of active	Passive
	CMOS	voltage (V)	(MHz)	(dB)	(mW)	devises	component
[30]	0.35 µm TSMC	± 3.3	70	142	0.519	2 CCCII	No
[31]	0.35 µm TSMC	± 0.75	90	200	3.5	3 CCCII	Yes
[32]	0.25 µm TSMC	± 1.5	8		1.74	1 DVCC	Yes
[33]	1.5 µm AMS	± 2.5	0.11	150		3 OPA	Yes
Proposed	0.18 µm TSMC	± 0.8	83	146	0.492	1 DDCC	No
IA							

Table 3. Comparison between proposed instrumentation amplifier and others presented in the literature

mode and current mode dynamic ranges about \pm 0.62 V and \pm 0.35 mA respectively with low parasitic resistance RX (6.86 Ω). The frequency responses of DDCC circuit show cut-off frequencies around 560 MHz with unity gain. The power consumption of circuit is about 472 μ W.

As application, a voltage mode instrumentation amplifier circuit composed by one DDCC circuit and two grounded active resistances has proposed. This VMIA circuit is characterized by controllable gain, wide bandwidth (83 MHz), a high common-mode rejection ratio (CMRR) about 146 dB for different values of gain.

The simulation results of proposed controlled VMIA are verified with TSPICE using $0.18 \,\mu\text{m}$ TSMC CMOS technology. It has a good accuracy with the theoretical results where the power consumption is about 0.492 mW

References

- M.N. Anas, A.N. Norali, W. Jun, "On-line monitoring and analysis of bioelectrical signals," Proceedia computer science, 42, 365-371, 2014.
- [2] Panagiotis C. Petrantonakis, Leontios J. Hadjileontiadis, "A novel emotion elicitation index using frontal brain asymmetry for enhanced EEG-based emotion recognition," IEEE Transactions On Information Technology In Biomedicine, 15 (5), 737-746, 2011.
- [3] S. Patel, H. Park, P. Bonato, L. Chan, M. Rodgers, "A review of wearable sensors and systems with application in rehabilitation", Journal of NeuroEngineering and Rehabilitation, 9 (21), 1-17, 2012.
- [4] Aisha A. Alhammadi, Tasnim B. Nazzal, Soliman A. Mahmoud, "A CMOS EEG detection system with a configurable analog frontend architecture," Analog integrated circuits and signal processing, 89 (1), 151–176, 2016.
- [5] C. Augusto Prior, C. Ramos Rodrigues, A. Luiz Aita, J. B. dos Santos Martins, F. Vieira, "Design of an integrated low power high CMRR instrumentation amplifier for biomedical applications," Analog integrated circuits and signal processing, 57 (1–2), 11–17, 2008.
- [6] W. Bai, Zhangming Zhu, "A 0.5-V power-efficient low-noise CMOS instrumentation amplifier for wireless biosensor", Microelectronics Journal, 51, 30-37, 2016.
- [7] Y. Tseng, Yingchieh Ho, S. Kao, and C. Su, "A 0.09 W low power front-end biopotential amplifier for biosignal recording," IEEE transactions on biomedical circuits and systems, 6 (5), 508 - 516, 2012.
- [8] W. J. Su, F. J. Lidgey, "Common-mode rejection ratio in current-mode instrumentation amplifiers," Analog integrated circuits and signal processing, 7 (3), 257–260, 1995.
- [9] E. Yuce, "Various current-mode and voltage-mode instrumentation amplifier topologies suitable for integration," Journal of circuits, systems and computers, 19 (3), 689-699, 2010.
- [10] A. Voulkidou, S. Siskos, T. Laopoulos, "Analysis and design of a chopped current mode instrumentation amplifier," International journal of microelectronics and computer sciences, 4 (1), 6-11, 2013.
- [11] G. Zamora-Mejía, J. Martínez-Castillo, J. Miguel, R. Pérez, Alejandro D.Sánchez, "A current mode instrumentation amplifier based on the flipped voltage follower in 0.50 μm CMOS," Analog integrated circuits and signal processing, 87 (3), 389–398, 2016.

- [12] S. Baswa, A. J. Lopez-Martin, R. G. Carvajal, J. Ramirez-Angulo, "Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers," Electronics letters, 40 (4), 217 - 219, 2004.
- [13] A. J. López-Martín, S. Baswa, Jaime Ramirez-Angulo, Ramón González Carvajal, "Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency," IEEE Journal of solid-state circuits, 40 (5), 1068 - 1077, 2005.
- [14] T. Ettaghzouti, N. Hassen, K. Besbes, "A novel low-voltage low-power CCII based on super class AB CMOS OTA cells and filter application," International multi-conference on systems signals and devices, 1-6, 2015.
- [15] H. Bdiri Gabbouj, N. Hassen, K. Besbes, "Low Voltage high gain linear class ab cmos ota with dc level input stage," International journal of electrical, computer, energetic, electronic and communication engineering, 5 (8), 1022-1028, 2011.
- [16] M. Jimenez-Fuentes, R. G. Carvajal, L. Acosta, C. Rubia-Marcos, A. Lopez-Martin, J. Ramirez-Angulo, "A tunable highly linear CMOS transconductor with 80 dB of SFDR, Integration," the VLSI journal, 42 (3), 277–285, 2009.
- [17] R. González Carvajal, J. Ramírez-Angulo, A. J. López-Martín, A. Torralba, Juan Antonio G. Galán, Alfonso Carlosena, Fernando Muñoz Chavero, "The flipped voltage follower: a useful cell for low-voltage low-power circuit design," IEEE transactions on circuits and systems 52 (7), 1276-1291, 2005.
- [18] U. Singh, Maneesha Gupta, "High frequency flipped voltage follower with improved performance and its application," Microelectronics Journal, 44, 1175–1192, 2013.
- [19] C. Muñiz-Montero, L.A. Sánchez-Gaspariano, J.J. Camacho-Escoto, L.A. Villa-Vargas, H. Molina-Lozano, J.E. "Molinar-Solís, A 90 μ m × 64 μ m 225 μ W class-AB CMOS differential flipped voltage follower with output driving capability up to 100 pF," Microelectronics Journal, 44 (10), 930-940, 2013.
- [20] W. Chiu, S. I. Liu, H. W. Tsao, J. J. Chen, CMOS differential difference current conveyor and their applications, IEE Proceedings—Circuits Devices Systems, 143, 91–96, 1996.
- [21] T. Ettaghzouti, N. Hassen, K. Garradhi, K Besbes, "Wide bandwidth CMOS four-quadrant mixed mode analogue multiplier using a second generation current conveyor circuit," Turkish journal of electrical engineering & computer sciences, 1708-179, 2018.
- [22] N. Hassen, T. Ettaghzouti, K. Garradhi, K. Besbes, "MISO current mode bi-quadratic filter employing high performance inverting second generation current conveyor circuit," International journal of electronics and communications, 2017.
- [23] H. Chen, "Tunable versatile current-mode universal filter based on plustype DVCCs," International journal of electronics and communications, 66, 332–339, 2012.
- [24] A.P. Naik, N.M. Devashrayee, "Characterization of a CMOS differential current conveyor using 0.25 µm technology," International journal of advanced Engineering and applications, 177–182, 2010.
- [25] T.M. Hassan, S.A. Mahmoud, "New CMOS DVCC realization and applications to instrumentation amplifier and active-RC filters," International journal of electronics and communications, 64(1), 47–55, 2010.
- [26] F. Khateb, M. Kumngern, V. Spyridon, C. Psychalinos, "Differential Difference Current Conveyor Using Bulk-Driven Technique for Ultra-Low-Voltage Applications," Circuits, Systems, and Signal Processing, 33 (1), 159–176, 2013.
- [27] M. A. Ibrahim, E. Yuce, S. Minaei, "A new DVCC-based fully cascadable voltage-mode full-wave rectifier, Journal of computational electronics,", 15 (4), 1440–1449, 2016.

- [28] P. Prommee, M. Somdunyakanok, "CMOS-based current-controlled DDCC and its applications to capacitance multiplier and universal filter," International journal of electronics and communications, 65 (1), 1-8, 2011.
- [29] T. Ettaghzouti, N. Hassen, K. Besbes, "High frequency controlled universal current mode filter using second generation conveyor CCII", International journal of advances in computer and electronics engineering, 2 (3), 11-16, 2017.
- [30] H. Ercan, S. A. Tekin, M. Alci, "Voltage- and current-controlled high CMRR instrumentation amplifier using CMOS current conveyors," Turkish journal of electrical engineering and computer sciences, 20 (4), 547-556, 2012.
- [31] Z. M'harzi, M. Alami, F. Temcamani, "Low voltage, high CMRR, and wide bandwidth novel current mode current controlled instrumentation amplifier," Analog integrated circuits and signal processing, 90 (1), 199–205, 2016.
- [32] T. M. Hassan, S. A. Mahmoud, "New CMOS DVCC realization and applications to instrumentation amplifier and active-RC filters," International journal of electronics and communications, 64 (1), 47-55, 2010.
- [33] C.A. Prior, C.R. Rodrigues, A.L. Aita, J.B.S. Martins, F.C.B. Vieira, "Design of an integrated low power high CMRR instrumentation amplifier for biomedical applications", Analog Integrated Circuit Signal Processing, 57, 11-17, 2008.

Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0 <u>https://creativecommons.org/licenses/by/4.0/deed.en_US</u>