

The Design of High Frequency True Single Phase Clocking Divider-by-3 Circuit

Masayuki Ikebe, Yusuke Takada, Masaki Ohuchi, Junichi Motohisa and Eiichi Sano

Abstract— We evaluated the use of a true single phase clocking (TSPC) circuit as a high-frequency divider-by-3 circuit. This divider consists of two TSPC D-flip-flops (D-FFs) with NOR gate logic circuitry. To achieve high-speed operations as well as downsize the circuit, the NOR functions are implemented into the TSPC D-FF. We designed the divider using a 0.18- μm RF CMOS process; the circuit is $100 \times 200 \mu\text{m}^2$. Compared with the existing design such as a source coupled logic circuit, a 50% reduction of circuit area was achieved. The power consumption and operating frequency of the proposed divider was investigated. In the measurements, we confirmed the frequency divided by 3 at less than 3.14 GHz clock with 2.34 mW. The circuit is implemented in low-power high-frequency dividers for wireless local area network applications.

Index Terms—SCL, TSPC, High frequency divider, Divider-by-3 circuit, High speed operation.


I. INTRODUCTION

THE field of broadband communications has been rapidly expanding as the information society continues to grow. Relatively large amounts of data can now be handled with ease, and the exchange of image and music data is commonplace. In both wired and wireless communications, synchronous technology is indispensable, and this technology is used on various levels, such as the protocol and circuit levels. A divider generates a fraction of the reference frequency, and is used for a clock generator, a frequency synthesizer, and other operations [1], [2], [3].


An ordinary high frequency divider in a CMOS process consists of source coupled logic- (SCL-)[4] D-flipflops (D-FFs). Since the SCL uses a differential operation, this circuit can perform high-speed operations at low amplitudes (Fig. 1). The SCL circuit has two- cross coupled nMOSFETs, load pMOSFETs, differential-connection nMOSFETs and switching current sources.

When clk signal ϕ is logical “1”, the SCL circuit works as a differential amplifier. The differential input is amplified and outputted. When clk signal ϕ changes from “1” to “0”, the SCL circuit holds data by cross coupled nMOSFETs. In this way, the SCL circuit performs a D-latch operation which repeats “Data-thorough” and “Data hold” alternately.

However, for a divider-by-2 circuit, because a D-FF is required[5], [6], two SCL circuits which performs the D-latch operation are needed. Moreover, the circuit configuration of



(a) SCL circuit



(b) SCL D-FF

Fig. 1. Source-coupled logic circuit.

the divider-by-3 circuit needs two D-FFs and additional logic circuits. Therefore, it has been difficult to produce a high frequency divider with a small circuit composition.

To overcome this problem, we propose new circuitry for high frequency division by 3 that has a TSPC architecture that can be used for various applications.

The remainder of this paper is organized as follows. In Section II, we describe the TSPC D-FF circuit and actual circuit design of divider by 3; in Section III, we present simulation results obtained using the proposed circuit, describe the layout design and discuss size of circuit area; and in

M. Ikebe, Y. Takada, M. Ohuchi, and J. Motihisa are with Hokkaido University, Graduate School of Information Science and Technology, Kita-ku, Kita 14, Nishi 9, Sapporo, Japan(e-mail: ikebe@ist.hokudai.ac.jp).

E. Sano is with Hokkaido University, Research Center For Integrated Quantum Electronics, Kita-ku, Kita 13, Nishi 8, Sapporo, Japan(e-mail: esano@rciqe.hokudai.ac.jp).




Fig. 2. True-single-phase-clocking circuit.

Section IV, we present measurement result.

II. TRUE SINGLE PHASE CLOCKING DIVIDER

A. Operation of TSPC logic circuit

A TSPC logic circuit alternately generates “ Data-fetching state ” and “ Hold state ” operations by switching between CMOS devices (in Fig. 2). Like a dynamic logic circuit that alternately performs “ Pre-charge ” and “ Evaluate ” operations in parasitic capacitance, the TSPC circuit operates a data fetch by using the pre-charge and data hold performed by the high impedance switching at the clock-signal timing[7], [8], [9], [10], [11], [12].

Figure 3 shows the D-FF operation of a TSPC circuit. When $\phi = L$, the first stage of the circuit runs as an inverter and outputs next state $Data[t + 1]$ as the input of the second stage. Because the bottom nMOSFET of the second stage turns off, the output of the second stage is always logical “1”. Therefore the n- and p-MOSFET in the output part simultaneously turn off, and $Data[t]$ is held in the parasitic capacitance of the third stage output line.

When $\phi \rightarrow H$, the state of $Data[t + 1]$ is determined and then the circuit outputs it. At that time, if $Data[t + 1] = 1$ and the input changes to $Data[t + 2] = 0$, because the middle pMOSFET of the first stage turns off, the output data “ $Data[t + 1] = 0$ ” doesn’t change. If the $Data[t + 1] = 0$ and the input changes to $Data[t + 2] = 1$, the first stage output changes from $Data[t + 1] = 1$ to $Date[t + 2] = 0$. However, when $\phi \rightarrow H$, the parasitic capacitance of the second stage output is discharged. In this case, although the second stage input changes, the second stage output doesn’t change. Therefore the third stage output also doesn’t change. In this way, the TSPC circuit performs the D-FF operation.




Fig. 3. D-FF operation of TSPC circuit.




Fig. 4. Extended TSPC circuit and dividing-by-2 operation.

B. Extended TSPC logic circuit

The TSPC DFF is useful divide-by-2 unit in the high-speed frequency divider design. However, to increase the operating frequency, an extended-TSPC (E-TSPC) DFF was proposed [13], [14], [15]. Figure 4 shows the circuitry of an E-TSPC DFF and timing chart of dividing-by-2 operation, respectively. The E-TSPC logic circuit also alternately generates “Data-fetching state” and “Hold state” operations by switching MOSFETs. It operates a data fetch by using the pre-charge and data hold performed by the high impedance switching at the clock-signal timing, too.

Performing the D-FF function by the E-TSPC circuit, the output of the third stage is inverted. The D-FF operation is shown in Fig. 5. When $\phi = L$, the nMOSFETs in the first- and the second stages simultaneously turn off. If the $Data[t] = “1”$, the pMOSFET of the first stage also turns off, the both MOSFETs of the first stage make the high-impedance condition at the output node, and $\overline{Data}[t]$ is held in the parasitic capacitance of the first stage-output line. Therefore the pMOSFET of the second stage turns on and the output node is precharged, and the output of the third stage doesn't change. At that time, if the input changes to $Data[t + 1] = 0$, because the pMOSFET of the second stage turns off and the second stage output is already precharged, the second- and the third stage output data “ $Data[t] = 0$ and $Data[t] = 1$ ” doesn't change.

If the $Data[t] = “0”$, the pMOSFET of the first stage turns on, the first stage output is precharged. The both MOSFETs of the second stage make the high-impedance condition at the output node, and $Data[t]$ is also held in the parasitic




Fig. 5. D-FF operation of E-TSPC circuit.




Fig. 6. TSPC-divider-by-3 circuit.

capacitance of the second stage-output line. Therefore the output of the third stage also doesn't change. At that time, if the input changes to $Data[t+1] = 1$, because the pMOSFET of the first stage turns off and the first stage output is already precharged, the second- and the third stage output data " $Data[t] = 1$ and $Data[t] = 0$ " doesn't change.

When $\phi \rightarrow H$, the first stage of the circuit runs as a quasi pMOSFET-logic inverter and outputs current state $Data[t+1]$ as the input of the second stage. The second stage of the circuit also runs as a quasi pMOSFET-logic one. Because the pMOSFET of the third stage turns off, output of the third stage is evaluated by the second stage output.

At that time, if $Data[t+1] = 1$ and the input changes to

$Data[t+2] = 0$, because the nMOSFET of the third stage turns off, the output data " $Data[t+1] = 0$ " doesn't change. If the $Data[t+1] = 0$ and the input changes to $Data[t+2] = 1$, the third stage output changes from $Data[t+1] = 1$ to $Date[t+2] = 0$. However, when $\phi \rightarrow H$, the parasitic capacitance of the final stage output is discharged. In this case, although the third stage input changes, the final stage output doesn't change. In this way, the E-TSPC circuit performs the D-FF operation.

The propagation delay of the E-TSPC unit is smaller than that of the TSPC unit because of the reduction of load capacitance. However, according to the timing chart of the E-TSPC circuit (in Fig. 4), all stage of the circuit runs as quasi

pMOSFET- and nMOSFET logic inverters, respectively.

When the circuit performs the D-FF function, because of the above inverter operations, there is a period during which a direct path from supply voltage to ground is established. The crossed areas in Fig. 4 mark the transition during which the short circuit takes place. The short current of the E-TSPC circuit is larger than the driving current of the TSPC one. Therefore it has been reported that the TSPC circuit had an advantage in the total power dissipation[16], [17], [18], [19].

C. TSPC divider-by-3 circuit

The proposed divider-by-3 circuit consists of sequential circuits based on the TSPC D-FFs and 2-AND gate logic. Figure 6 shows the proposed circuit and its truth table.

This circuit achieves frequency division by using logic operations. By AND logic, when only $Q1[t] = 1$ and $Q2[t] = 0$, $Q2[t + 1]$ becomes “1”. In other condition, $Q2$ becomes “0”. The sequence of the truth table is performed repeatedly at each clock cycle. Therefore the circuit as shown in Fig. 3 performs frequency dividing by 3.

However this circuit is not suitable for high frequency uses. In the circuit configuration, the cascade connection between the D-FF and the AND gate degrades the frequency characteristic by adding additional delay to the circuitry[20], [21]. Therefore the technique of improving the high frequency characteristic is required. Here, using De Morgan’s law, the binary logic of the connection can be transformed as follow equation.

$$Q_1 \cdot \overline{Q_2} = \overline{\overline{Q_1} \cdot \overline{Q_2}} = \overline{\overline{Q_1} + Q_2} \quad (1)$$

The NOR logic can be obtained from the AND one, and input of the logic function changed from $D[t + 1]$ to $\overline{D[t + 1]}$. Thus, we implemented the NOR function into the TSPC D-FF without using the optional AND gate circuit and reduced additional delay to the whole circuitry.

Because of the high-impedance condition, the third stage output of the TSPC circuit cannot be used for a differential output. The differential output is achieved by using an additional inverter. The inverter also optimizes duty of the output signal.

III. CIRCUIT DESIGN AND ITS SIMULATION

We designed the divider by using a 0.18- μm mixed signal/RF CMOS process with one poly and six metal layers. In this design, the output-impedance matching was not set to 50 Ω terminated, because we assume that the next stage circuit is a conventional logic circuit that has a high input impedance. The ratio of the size of the p- and n-MOSFET was set to 3:1 due to the mobility of the MOSFETs, but the actual sizes were determined by the operating frequency. By the MOSFETs size of the additional output inverter, we control the signal duty.

Figure 7 shows the size depending on the operating frequency. The power dissipation for a 3-GHz operation was 2.7 mW under typical conditions. The 4 GHz operation can be achieved over the scale factor “2”. The operating frequency also increased as the MOSFET size became large, but over




Fig. 7. Operating frequency vs. MOSFET size for current dissipation of proposed divider.




Fig. 8. Operating frequency vs. supply voltage for current dissipation of proposed divider.

the scale factor “5” it was saturated. The main reason for this saturation is the load capacitance of the circuit. The load capacitance depends on the MOSFET size. Therefore, although the driving power increases, the propagation delay also becomes large and the operating frequency is saturated.

Figure 8 shows the supply voltage depending on the operating frequency. In this simulation, the load capacitance doesn’t change. Therefore the operation frequency increased as the supply voltage increased. The 4.8 GHz operation can be achieved at the supply voltage 2.3 V.

The result of transition simulation is shown in Fig. 9. We confirmed that the circuit could convert the frequency from 3 GHz into 1 GHz. Based on the measurement setup, we also include the result for 50 Ω terminated configuration. Although the output amplitude was small, we were able to confirm division operations up to 3.6 GHz using our design by conducting circuit simulations under typical conditions.

Figure 10 and 11 shows the layout of the circuit and the SCL-divider-by-2 circuit. The SCL divider was designed for 3 GHz operation. Both of circuit sizes were almost the same. When compared to a standard SCL configuration, because the SCL-divider-by-2 circuit included one D-FF circuit, we





Fig. 9. Transition simulation results.

decreased the circuit area by 50% using the SCL D-FF basis. Our circuit was $100 \times 120 \mu\text{m}^2$. Figure 12 shows the chip micrograph of our circuit.

IV. MEASUREMENT RESULT

Figure 13 shows the measurement setup. One of the fabricated chips was placed on a probe station. The transition characteristic and the frequency characteristic were measured with an oscilloscope and a spectrum analyzer. The signal generator port was connected to the divider input. The bias voltage $VDD/2$ was given to the divider through a Bias-T.

In this measurement, an input signal with 7 dBm was applied to the divider through a cable with 50 Ω characteristic-impedance configuration. The measured results are shown in Fig. 14, 15, 16 and 17. We confirmed the operation of dividing by 3 at less than 3.14 GHz with 2.34 mW. Moreover, when supply voltage $VDD = 2.3$ V was given, operation frequency increased up to 4 GHz with 4.78 mW.

Since the measurement setup was a 50 Ω termination, the output amplitude was small. This result was same as that in




Fig. 10. Layout of proposed divider by 3.




Fig. 11. Layout of SCL divider by 2.

simulation one. However, during the measurement, when an input signal of more than 3.14 GHz was given to the circuit, it worked as a divider by 4. The main reason for this unusual operation is the parasitic capacitance of the feedback line. If a signal delay occurs, the updating of the next stage also falls behind.

V. APPLICATION EXAMPLES

The following are a few applications of the high-frequency divider by 3 circuits. A prescaler of a phase locked loop (PLL)[22] is stated as the first application. For the programmable prescaler, a switching controller between the dividing by 2 and 3 is required. In our method, implementing logic function, it is easy to achieve the above circuit configuration (in Fig. 18).

Next, a frequency synthesizer for MB-OFDM UWB system is stated as the application of our circuit[23]. Band group




Fig. 12. Chip micrograph of proposed divider by 3.




Fig. 13. Measurement setup.

allocation for MB-OFDM band plan from 3.1 GHz to 10.6GHz is shown in Fig. 19. In MB-OFDM system, 14 frequencies synthesis by a few oscillators is required. Therefore the frequency dividing operation is very important. The bandwidth of each band of MB-OFDM system is 528 MHz. The OFDM modulation consists of 128 sub channels with 4.125 MHz. For reduction of propagation degradation by multi-path problem, fast frequency hopping is performed in a band group (ex. band“1” → band“2” → band“3” → band“1”). With LSI process development, the MB-OFDM system has shifted to composition applicable also to the band group 1 of mandatory and other band groups of high frequency.

Covering all frequencies of the MB-OFDM, we consider that synthesis of center frequency in band groups from a 10.296 GHz oscillator[24] and a 6.336 GHz one. According to the group 1: 3.960 GHz, it can be obtained by difference-frequency mixing the base frequency 10.296 GHz and the temporal frequency 6,336GHz through LPF. About the group 3 and 4, by the dividing by 2 and 4, the other temporal




Fig. 14. Measurement results of proposed circuit.




Fig. 15. Maximum Operating frequency vs. supply voltage for current dissipation.

frequencies 3.168 GHz and 1.584 GHz are synthesized from the frequency 6.336 GHz. Obtained two frequencies are mixed with 10.296 GHz for generating the center frequencies of the band group 7.128 GHz and 8.172 GHz through LPF. Upper side band of obtained frequency from 10.296 GHz and 6.336 GHz is more than 10 GHz. Therefore demand for the LPF is moderated.

Here, considering synthesis of subband in each band group, because the subband frequency 0.528 GHz is required, this frequency is obtained from the temporal frequency 3.168 GHz by dividing-by-6 function. At that time, the dividing-by-3 circuit is important for above operation. Using the frequency 0.528 GHz, all subband can be synthesized from center frequencies in each band group. In this way, the multi-frequencies of MB-OFDM system are obtained by mixers, oscillators, and




Fig. 16. Power spectrum of 3 GHz conversion.




Fig. 17. Power spectrum of 4 GHz conversion.

dividers.

VI. CONCLUSION

We designed a high-frequency-TSPC divider-by-3 circuit. This divider, which has two TSPC D-FFs, converted a 3-GHz reference signal into a 1 GHz one with only a 2.7 mW. The circuit was $100 \times 120 \mu\text{m}^2$ and was constructed using a $0.18\text{-}\mu\text{m}$ mixed signal/RF CMOS process. We fabricated and measured the designed divider. A 3-GHz operation of dividing by 3 with 2.34 mW was confirmed by measurement.

ACKNOWLEDGMENT

This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc. and Agilent Technologies Japan, Ltd.

REFERENCES

- [1] S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, "A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 378-383, Feb. 2004.
- [2] Q. Huang and R. Rogenmoser, "Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks," *IEEE J. Solid-State Circuits*, vol. 31, pp. 456-465, Mar. 1996.
- [3] X. P. Yu, M. A. Do, L. Jia, J. G. Ma, and K. S. Yeo, "Design of a lowpower wideband high resolution programmable frequency divider," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 9, pp. 1098-1103, Sep. 2005.
- [4] Sayfe Kiaei, San-Hwa Chee and Dave Allstot, "CMOS Source-Coupled Logic for Mixed-Mode VLSI," 1990 IEEE International Symposium on Circuits and Systems, vol. 2, pp. 1608-1611, IEEE, 1990.
- [5] Behzad Razavi, Kwing F. Lee, and Ran H. Yan, "Design of High-Speed, Low-Power Frequency Dividers and Phase-Locked Loops in Deep Submicron CMOS," *IEEE Journal of Solid-State Circuits*, VOL. 30, NO. 2, pp. 101-109, 1995
- [6] L. Lin, L. Tee, and P. R. Gray, "A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2000, pp. 204-205
- [7] Y. Ji-ren, I. Karsson, and C. Svenson "A True Single-Phase-Clock Dynamic CMOS Circuit Tectilque," *IEEE Journal of Solid-State Circuits*, VOL. SC-22,NO. 5, pp. 899-901, 1987.
- [8] R. Sundblad and C. Svensson, "A True Single-Phase-Clock Dynamic CMOS Circuit Tectilque," *IEEE Trans. Computer-A zded Des.*, vol. CAD-6, pp. 282-289, 1987.
- [9] N. Krishnapura and P. R. Kinget, "A 5.3-GHz programmable divider for HiPerLAN in $0.25\text{-}\mu\text{m}$ CMOS," *IEEE J. Solid State Circuits*, vol. 35, pp.1019-1024, July 2000
- [10] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," *IEEE J. Solid-State Circuits*, vol. 24, pp. 62-70, Feb. 1989
- [11] W. S. T. Yan and H. C. Luong, "A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers," *IEEE J. Solid State Circuits*, vol. 36, pp. 204-216, Feb. 2001.
- [12] H. Heinspan and M. Soyuer, "A fully-integrated 5-GHz frequency synthesizer in SiGe BiCMOS," in *Proc. Bipolar/BiCMOS Circuits and Technology Meeting*, Minneapolis, MN, Sept.1999, pp. 165-168
- [13] Xiao Peng Yu, Manh Anh Do, Wei Meng Lim, Kiat Seng Yeo, and Jian-Guo Ma "Design and Optimization of the Extended True Single-Phase Clock-Based Prescaler" *IEEE Trans. on Microwave Theory and Techniques*, Vol. 54, No.11, pp.3828-3835, 2006.
- [14] Ali Rahnamaei, Adel Akbarimajd, Asadollah Torabi, and Mina Vajdi "Design and Optimization of 8/9 Divider in PLL Frequency Synthesizer with Dynamic Logic (E-TSPC)" *Proceedings of the 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications*, Corfu Island, Greece, pp.46-50, February 16-19, 2007
- [15] J. N. Soares, Jr. and W. A. M. Van Noije, "A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)," *IEEE J. Solid-State Circuits*, vol. 34, no. 1, pp. 97-102, Jan. 1999.
- [16] R. X. Gu, K. M. Sharaf, and M. I. Elmasry, "High-Performance Digital VLSI Circuit Design." Norwell, MA: Kluwer, 1996.
- [17] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, "Digital Integrated Circuits, A Design Perspective, ser. Electron. and VLSI, 2nd ed." Upper Saddle River, NJ: Prentice-Hall, 2003.
- [18] A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," *Proc. IEEE*, vol. 83, no. 4, pp. 498-523, Apr. 1995.
- [19] R. Rogenmoser, "The Design of High-Speed Dynamic CMOS Circuits for VLSI, ser. Microelectron., 1. Aufl ed." Konstanz, Germany: Hartung-Gorre, 1996.
- [20] C. Lam and B. Razavi, "A 2.6-GHz/5.2-GHz frequency synthesizer in $0.4\text{-}\mu\text{m}$ CMOS technology," *IEEE J. Solid-State Circuits*, vol. 35, no. 5, pp. 788-794, May 2000.
- [21] J. M. Hsu, G. K. Dehng, C. Y. Yang, C. Y. Yang, and S. I. Liu, "Low voltage CMOS frequency synthesizer for ERMES pager application," *IEEE J. Solid-State Circuits*, vol. 48, pp. 826-834, Sept. 2001
- [22] Shiwei Cheng, Ke Zhang, Shengguo Cao, Xiaofang Zhou, Dian Zhou "A 2.4-GHz ISM Band Delta-Sigma Fractional-N Frequency Synthesizer with Automatic Calibration Technique" *WSEAS TRANSACTIONS on Circuits Systems*, Issue 10, Volume 7, pp.859-868, October 2008.
- [23] I. Jivet, B. Dragoi "Performance Analysis of Direct Digital Synthesizer Architecture with Amplitude Sequencing" *WSEAS TRANSACTIONS on Circuits Systems* Issue 1, Volume 7, pp.1-6, January 2008
- [24] Jiun-Wei Horng, Chun-Li Hou, Chun-Ming Chang, Shih-Ting Cheng And Hsin-Yu Su "Current Or/And Voltage-Mode Quadrature Oscillators With Grounded Capacitors And Resistors Using FDCCII's" *Issue 3, Volume 7*, pp.129-138, March 2008.




Fig. 18. Prescaler of PLL.




Fig. 19. Band allocation and frequency synthesizer of MB-OFDM.



Masayuki Ikebe received B.S., M.S. and Ph.D. degrees in electrical engineering from Hokkaido University, Hokkaido, Japan, in 1995, 1997 and 2000, respectively. During 2000-2004, he worked for the Electronic device Laboratory, Dai Nippon Printing Corporation, Akabane, Japan, where he was engaged in the research and development of wireless communication system and image processing system. Presently, he is a Associate Professor of Graduate School of Information Science and Technology at Hokkaido University. His current research includes

CMOS-image sensor and RF analog circuits. Dr. Ikebe is a member of IEEE and IEICE.



Yusuke Takada received B.S. degrees in electrical engineering from Hokkaido University, Hokkaido, Japan, in 2008, respectively. His current research is Wireless communication system and Mixer design.



Masaki Ohuno received B.S. degrees in electrical engineering from Hokkaido University, Hokkaido, Japan, in 2007, respectively. His current research is Wireless communication system and LNA design.



Junichi Motohisa received B.S., M.S. and Ph.D degrees in electrical engineering from University of Tokyo, Japan, in 1986, 1988, and 1993, respectively. During 1991-1993, he worked as a researcher in ERATO Project supported by Research and Development Corporation of Japan. In 1993, he became a Lecturer (later, Associate Professor) at Research Center of Interface Quantum Electronics (from 2001, Research Center for Integrated Quantum Electronics), Hokkaido University, where he was engaged in the growth and characterization of semiconductor

quantum nanostructures including quantum dots and quantum wires. Presently, he is a Professor of Graduate School of Information Science and Technology at Hokkaido University. His current interest includes device and circuit application of nanostructures as well as their fabrication and characterization. Dr. Motohisa is a member of JSAP.



Eiichi Sano was born in Shizuoka, Japan, in 1952. He received the B. S., M. S., and Ph. D degrees from the University of Tokyo, Tokyo, Japan, in 1975, 1977, and 1998, respectively. From 1977 to 2001, he was with NTT laboratories, where he worked on MOS device physics, mixed analog/digital MOS ULSIs, ultrafast MSM photodetectors, electrooptic sampling, high-speed electronic and optoelectronic ICs. In 2001, he joined the Research Center for Integrated Quantum Electronics, Hokkaido University, Japan, as a Professor. His current research interests

include high-speed devices, circuits and systems. He has published over 150 papers in major journals and conference proceedings related to these research areas. Dr. Sano is a member of the IEEE and the Japan Society of Applied Physics.