

# Phasor Measurement Unit Reliability Enhancement Using Real-Time Digital Filter

A. Ouadi, H. Bentarzi, and J. C. Maun

**Abstract**—Phasors and frequency of three-phase power system may be measured with high speed and accuracy using modern power instruments such as Phasor Measurement Unit (PMU). However, this accuracy may be affected by several power disturbances such as fast and slow dc offsets decaying due to sudden current changes, inter-harmonics, etc. To avoid these effects for improving the quality of measurements, this work proposes a new method of real-time filter for removing the unwanted DC offset and hence improving SDFT algorithm. To validate the present method, the performance of developed PMU is tested using the data generated by Simulink/MATLAB simulator. The obtained simulation results are very encouraging.

**Keywords**—Power system, Phasor Measurement Unit, Real-time digital filter, SDFT algorithm.

## I. INTRODUCTION

THE Accurate and fast measurement of the phasors of the fundamental components and frequency in three-phase power systems that may be investigated by a Phasor measurement unit (PMU) is very important in modern power instruments/meters, digital relays, control apparatus, and power quality analyzer (PQA). In PMU instrumentation and relaying scheme, discrete Fourier transform (DFT) is the most widely used filtering algorithm [1-3] for computing the fundamental frequency components. However, The fault currents of a transmission line may contain a DC offset which decays exponentially with time (time constant of the line inductance to resistance ratio  $L/R$ ), or a large number of unwanted sub-synchronous frequency or decaying DC components due to the thyristor-controlled switched capacitor (TCSC) compensated lines [4]. This latter always needs few cycles for decaying DC component or 10– 20 cycles for sub-synchronous frequency component to obtain the accurate fundamental phasors by discrete Fourier transform DFT algorithm. From the evaluation performed using the ideal network [5], the DC offset may have an effective impact on the Fourier algorithm and if no correction is applied, the relative error of the real amplitude from the Fourier algorithm may

reach 20%, which purely caused by this decaying offset. For a high performance control and protection applications such a large relative error is not allowed. The performance of the techniques employed directly determine the functions of this equipment and affect their behaviors under various service conditions. Hence, the real-time accurate phasor measurement of the fundamental component and/or symmetrical components is essential and crucial to the safe and economic running of modern electric power systems [6], [7].

For an ac input signal that is associated with a DC offset component, a constant DC and exponentially decaying signal, Gu and Yu [8] propose a modified Fourier filter algorithm using a data window of one cycle plus two samples to compute and perform compensation to remove the unwanted DC offset. The idea behind this algorithm is that the decaying component can be completely removed from the original signal once its parameters are determined. The weakness of the proposed algorithm is that more calculation is needed for eliminating the DC offset. The data window is relevant when implementing this algorithm for the real-time application. A digital mimic filter has been proposed [9], to suppress the effect of an exponentially decaying component over a wide range of time constant (0.5 to 5 cycles and larger) and then apply the DFT algorithm to compute the phasors. A good performance is obtained with this mimic filter when its time constant is identical to the time constant of the exponentially decaying DC component. Another way where the Taylor series expansion is used to approximate the decaying direct component, then the fundamental phasors are estimated by means of curve fitting technique, using least error squares [10]. To enhance the computation speed, the recursive least squares computation curve fitting algorithm is introduced [11]. In addition, a DFT algorithm and least error square technique are combined to estimate the phasor without DC offset signal. Another method was proposed to identify the magnitude and the time constant of the decaying DC offset component [12]. In this method, the residual terms caused by some harmonics are ignored in the estimation procedure. The assumption that these residuals are negligible should not be taken for granted, and needs to be investigated further [5]. The performance of Kalman filters is evaluated in [9]. It was concluded that the third-order Kalman filter is sensitive to variations of the DC offset time constant. A kalman filter should only be superior in removing the DC-

A.Ouadi and H. Bentarzi are with the Laboratory of Signals and Systems, IGEE, Boumerdes University, Algeria. (E-mail: sisylib@yahoo.com)

J. C. Maun is with the Beams, ULB, Bruxelles, Belgium.

offset if its time constant is the same as one modeled in the state transition matrix [9].

This work proposes a method that can correctly extract the phasors of the fundamental components as well as symmetrical components from voltage or current waveforms and then estimate their instantaneous amplitude, phase angle, and frequency with good accuracy and in real-time, even when disturbances occur in large scale and complex power systems. The proposed algorithm is a real-time processing system since a sample by sample basis instead a frame or cycle basis (data window) to obtain the accurate fundamental phasors. This is to fulfill the high-speed measurement and detection feature required by the PMU and other applications such control and protective system [13], [14]. The approach consists first of removing unwanted dc components of the input measured signal using a fast digital filter algorithm, which is suitable for such a real-time application, and then provide the filtered signal to the Smart DFT [15] algorithm to accurately generate the filtered phasor measurement components as shown in Fig.1




Figure 1 PMU enhancement computing algorithm

## II. DC OFFSET REMOVAL FILTER

Three real-time digital filters are generally used for DC components removal as shown in Fig.2 [16].

Ignoring the constant gains of those DC-removal filters, all three filters have identical performance with the general DC component removal filter structure. Their characteristics can be obtained from a z-domain transfer function:

$$H(Z) = \frac{Y(Z)}{X(Z)} = \frac{1 - Z_{-1}}{1 - \alpha Z_{-1}} \quad (1)$$

It is not immediately obvious that the filters in Fig.2(c) and (d) are equivalent [16]. We can verify that equivalency by writing the time-domain difference equations relating the various nodes in the feedback path. After that, those equations will be converted to z-transform expressions and solved for obtaining  $Y(z)/X(z)$ . If the last DC-removal filter model (Fig.2(d)) is chosen, the general filter's frequency magnitude and phase responses may be provided as shown in Fig.3 (a) and (b) with  $\alpha = 0.95$ .

The filter's pole/zero locations are given in Fig.3, where a zero resides at  $z = 1$  providing infinite attenuation at DC (zero Hz) and a pole at  $z = \alpha$  making the magnitude notch at DC





Figure 2 Filter structures for DC offset removal.

very sharp. The closer  $\alpha$  is to unity, the narrower the frequency magnitude notch centered at zero Hz. Fig.3(d) shows the general filter's unit-sample impulse response.

Figure 3 shows the time-domain input/output performance of the general DC-removal filter (with  $\alpha = 0.95$ ). When filter input is fed by a sinusoid suddenly contaminated with a low frequency DC signal (solid line), that is three fundamental components decaying exponentially having a long time constant of about five cycles, its output (dashed line) decays exponentially but with short time constant. The amplitude overshoot appears for short duration (portion of a cycle) with a small steady state error.



(a)




Figure 3 DC removal filter,  $\alpha = 0.95$ : (a) magnitude response, (b) phase response, (c) pole/zero locations; (d) impulse response.

The filter consists of two processing blocks: the integral-differentiator first order IIR filter block for removing dc offset and an all-pass filter for the group delay equalization or phase shift compensation.




Figure.4 Phase equalization in frequency domain.

This latter block can be cascaded with the first block filter, to alter the phase response while leaving the magnitude response unaffected. Several techniques may be used for an optimal design of a group delay or phase equalization filter over the pass band interval of the main filter, for application where the time domain signal is of importance. In fact, this method is relatively complicated and need more computing power.

However, for frequency domain application the frequency of the signal is known, the phase equalization may alternatively be computed where simple operations are used to adjust the phase shift. As shown in Fig.9 after the current samples are filtered out by means of the IIR filter, the output samples feeding the phasor algorithms to determine the magnitude and phase of the measured signal at the fundamental frequency as well as the frequency deviation.

### III. PMU ALGORITHM

The smart discrete Fourier algorithm (SDFT) [6] has been used in PMU as well as in digital relays, which has the ability to track the phasor values of voltage and current synchronously on power system in real time. PMU is a crucial to the detection of disturbances and characterization of transient power swings [1]. The proposed scheme uses the sample by sample basis instead a frame or cycle basis (data window) to obtain the accurate fundamental phasors. This is to fulfill the high-speed measurement feature required by the PMU. Besides, a developed algorithm must harmonize high frequency sampling and low frequency correcting computations to meet the communication requirements of data transfer rate between the PMU and the data center [15].

The SDFT can be mainly described by considering a sinusoidal input signal (current/voltage) of frequency offset in the following form [17] (see appendix):

$$x(t) = \sqrt{2} X \sin[2\pi(f_0 + \Delta f)t + \varphi], \quad (2)$$

Where  $X$  : the effective value of the input signal,

$f_0$  : The nominal frequency,

$\Delta f$  : The frequency offset,

$\varphi$  : The initial phase angle of the input signal

The signal is conventionally represented by a phasor,

$$\bar{x}(t) = X e^{j(2\pi \Delta f t + \varphi)}, \quad (3)$$

Assuming that  $x(t)$  is sampled  $N$  times per cycle of the  $f_0$ (Hz) waveform to produce the sample as follows :

$$\tilde{x}(t) = \sqrt{2}X \sin\left[2\pi\left(1 + \frac{\Delta f}{f_0}\right)\frac{k}{N} + \varphi\right] \quad (4)$$

The original phasor is then calculated according to the recursive DFT algorithm as follows [6]:

$$\hat{x}(r) = \hat{x}(r-1) + j \frac{\sqrt{2}}{N} [\tilde{x}(r+N-1) - \tilde{x}(r-1)] e^{-j \frac{2\pi}{N}(r-1)} \quad (5)$$

By defining  $\theta$  as.

$$\theta = \frac{2\pi \Delta f}{f_0 N}$$

And Assuming that the sampling rate is  $m$  times of the correcting computation frequency, the exact solution of phasor can be obtained by the following equations:

$$\bar{x}(r) = [\hat{x}(r) + C_2(r)] \frac{N \sin(\theta/2)}{\sin(N\theta/2)} e^{-j\theta(N-1)/2} \quad (6)$$

Where,

$$C_2(r) = \frac{\hat{x}(r-m) - \hat{x}(r)\alpha_{-m}(\theta)}{\alpha_{-m}(\theta) - \alpha_m(\theta)e^{j\frac{4\pi}{N}m}}$$

and,

$$\alpha_{-m}(\theta) = f(r-2m) + \sqrt{[f(r-2m)]^2 - e^{j\frac{4\pi}{N}m}}$$

The frequency can be estimated from the following [18]:

$$f(r-2m) = \frac{\hat{x}(r-2m)/\hat{x}(r-m) + e^{j\frac{4\pi}{N}m} \hat{x}(r)/\hat{x}(r-m)}{2} \quad (7)$$

#### IV. PMU IMPLEMENTATION WITH DC OFFSET FILTER

Mainly PMU use a synchronized measurement system together with its major components as shown in Fig.5 [19]. The primary power system voltages and currents are transformed by potential and current transformer (PT and CT) filtered by analog anti-aliasing filter, and then converted






Figure 5. Functional Block Diagram of the



(a)



(b)

Figure 6 Filter dc removal performances: (a) transient positive and (b) negative dc input signal and filtered output signal.

by A/D converters at sampling clock synchronized by external 1PPS GPS receiver clock.

Simultaneous measurements have important benefits as they can be used to analyze the network and form an instantaneous picture of the network which is the basis for all network monitoring, protection and control functions.

Simultaneous sampling of input signals (voltages and currents) are used for computing the phasors and frequency from the sampled data.

A synchro-phasor is estimated from data samples using a standard time signal as the reference for the sampling processor for the whole system. In our case, the phasor values from remote sites have been determined using common phase relationship.

Synchronized phasor measurements may have the following properties [7]:

- Phasor technology provides time-synchronized data,
- The precise timing of the phasor data makes it useful beyond the local bus,
- Phasor measurements directly provide the phase angles at the high sub-second rate.




Figure 7 Change of signal magnitude from nominal level to (a)+20% and (b) to -20%.of the nominal level.

## V. PMU PERFORMANCE TESTS

To ensure the reliability of PMU operation, steady state as well as dynamic tests may be undertaken in the developed PMU with new techniques implementation. The performances of a proposed PMU algorithm are tested under transient and dynamic power system conditions, which is important for the protective relaying applications as well as generating of accurate phasor components in the case of wide area measurement system [20], [21].

PMU testing bench consists of PC associated with acquisition card for generating test signal, signal conditioning circuit, and multi-meter.

The experiments have been performed for testing the developed PMU under different conditions such as frequency and amplitude variations. In the first and second case, significant step variation for either magnitude or frequency is

applied as shown in Figs.6 and 7 for a time scan of 1 second.. However in the last case, significant step variation for both magnitude and frequency are applied as shown in Fig.8

### A. Amplitude Step Change Response

PMU performance can be determined from response to amplitude step changes that includes voltage/current signal. Step response can be characterized by rising time, overshoot, and steady state error.

For a phasor input ranges from steady state nominal signal level at nominal frequency (50 Hz) to the magnitude that is instantly changed to +20% of the nominal signal level (Fig.6-a). After a short time, it is changed instantly back to nominal. The test signal is also repeated for 80% of the nominal magnitude as shown in Fig.6-b.

It can be noted that overshoot is very small and the amplitude ranging for both positive signal variation +20% from the nominal and negative variation -20% is of small duration (less than half cycle) as shown in Fig.6.

### B. Frequency Step Change Response

Method for determining PMU performance in response to frequency step changes may be investigated by applying a steady state signal at nominal frequency (50 Hz), then instantly changing the frequency to 51 Hz and back after settling time. The test signal is repeated for 49Hz as shown in Fig.7. Step response can be characterized by rise time, overshoot, and steady state error.

It can be noticed that overshoot is very small and the ranging of amplitude for both positive frequency variation (+1Hz) and negative frequency variation (-1Hz) at off nominal frequency (50 Hz), is of small duration (less than a half cycle).

### C. Amplitude and Frequency Variations

A complementary worst case waveform scenario is developed for PMU performance testing where both step amplitude and frequency variations are present simultaneously. In this case, significant step variation for both magnitude and frequency are applied as shown in Fig.8 for a time scan of 1 second.. The step frequency changes is subjected to variations  $50 < f < 56$  Hz and the signal magnitude is subjected to variations for 4 level step changes from nominal value as shown in Fig.8. It can be noticed that measured values by the PMU, the phasor computed for each sample and not for one cycle, when the variations applied to both frequency and amplitude, are in a good agreement with the actual ones in the time domain even when the frequency offset  $\Delta f$  is high and step amplitude occur at same time. A good accuracy is obtained after one cycle after the step change takes place.




Figure 8 Signal magnitude and frequency step changes from nominal levels.

## VI. CONCLUSION

The power signal frequency is usually near 50 Hz and constantly changing. The phasor derivation technique needs to produce an accurate measurement of amplitude and phase at 50 Hz, and a range of frequency around 50 Hz. The typical amount of deviation from 50 Hz and the rate of change depend on the power system. The unwanted DC offset (due to switching actions, post fault and other power system disturbances) in the power signal can affect on the measurement process. Many techniques have been developed for removing this DC offset. In our work, the modified phasor algorithm pass band around 50 Hz has been developed and implemented for measuring the signals of interest.

The PMU is tested by applying to it a fault current signal generated by computer simulation. The obtained results show that the used method is capable of completely eliminating the dc offset and thus greatly improving the performance of the full-cycle DFT algorithm.

Important notes deduced from the test results:

- Sampling at off-nominal frequencies leads to incomplete sample sets.
- Even though the amplitude of the input signal is constant, the amplitude of the positive sequence phasor attenuates.
- The angle of the phasor is directly proportional to the frequency.
- When the amplitude is variable and the frequency is kept constant; the measured angle will not undergo changes.

- if the DC offset is removed, more accurate results can be achieved and errors may be reduced.

Finally, the performance of the proposed PMU algorithm has been tested under real transient and dynamic power system conditions, which is important for the protective relaying applications. These tests have been performed for signals as function of time by varying magnitudes and/or frequencies and including DC offset. It can be noticed that the PMU tests results are very encouraging.

## APPENDIX

The synchrophasor representation  $X$  of a signal  $x(t)$  current or voltage is the complex value given as follows [22]:

$$X = X_r + jX_i, \quad (A1)$$

or,

$$X = (X_m / \sqrt{2})(\cos(\phi) + j\sin(\phi))$$

Where  $(X_m / \sqrt{2})$  is the RMS value of the signal  $x(t)$ , and  $\phi$  is the instantaneous phase angle of  $x(t)$

Assuming that the signal  $x(t)$  is sampled  $N$  times per period of 50Hz waveform to generate the sample set:

$$x_k = X_m \cos\left(\frac{2\pi}{N} k \left(1 + \frac{\Delta f}{f_0}\right) + \phi_i\right) \quad (A2)$$

The original phasor ( $\Delta f = 0$ )  $\bar{X}$  is given by:

$$\bar{X} = \frac{\sqrt{2}}{N} (X_c - jX_s) \quad (A3)$$

where:

$$X_c = \sum_{k=1}^N x_k \cos\left(\frac{2\pi}{N}k\right)$$

and,

$$X_s = \sum_{k=1}^N x_k \sin\left(\frac{2\pi}{N}k\right)$$

The conventional phasor representation of a sinusoidal signal that it is related to the fundamental component of its DFT can be given by:

$$\bar{X} = \frac{1}{\sqrt{2}}(X_s - jX_c) \quad (\text{A4})$$

If  $X_k$  is the sequence obtained when sampling  $x(t)$  at sampling frequency  $f_s = N \cdot f_0$  ( $N$ : is the sampling rate), then the recursive DFT of  $X_k$  is:

$$X_{rk} = X_{rk-1} + (2/N)(X_k - X_{k-N})\cos(k) \quad (\text{A5})$$

$$X_{ik} = X_{ik-1} + (2/N)(X_k - X_{k-N})\sin(k) \quad (\text{A6})$$

With:

$$0 \leq k \leq N-1$$

Where:

$X_{-1}, X_{-2}, \dots, X_{-N}$  and  $X_{r-1}, X_{i-1}$  are set to zero.

The RMS value of the amplitude and the phase angle of the phasors can be obtained as follows:

$$X_{RMS} = (X_r + X_i) / 2 \quad (\text{A7})$$

$$\phi = \arctan(X_i / X_r) \quad (\text{A8})$$

#### ACKNOWLEDGMENT

A. Ouadi thanks BEAMS group members, ULB, University Libre de Bruxelles, Belgium, for their helps and supports for realizing this work during his visit.

#### REFERENCES

- [1] A. G. Phadke, "Synchronized phasor measurements in power systems," IEEE Comput. Appl. Power Apr, vol. 6, no. 2, pp. 10-15, 1993.
- [2] A.G. Phadke and J.S. Thorp, Synchronized phasor measurement and their applications, Springer press, Science+Business Media, LLC, 2008.
- [3] A.G. Phadke, J. S. Thorp, and M. G. Adamiak, "A new measurement technique for tracking voltage phasors, local system frequency, and rate of change of frequency", IEEE Tran. on Power Systems and App., Vol. PAS-102, pp. 1025-1038, 1983.
- [4] A. Girgis, A. Sallam and A. Karim El-Din, "An adaptive protection scheme for advanced series compensated (ASC) transmission lines", IEEE Trans. on Power Del., Vol. 13, pp. 414-420, 1998.
- [5] Y. Guo, M. Kezunovic and D. Chen, "Simplified Algorithm for Removal of the Effect of Exponentially Decaying DC-offset on the Fourier Algorithm", IEEE Trans. Power Deliv. Vol.18, no.3, pp. 711, July 2003.
- [6] T. Lin and A. Domijan, Recursive algorithm for real-time measurement of electrical variables in power systems, IEEE Tran.Power Del., vol. 21, pp.15-22, 2006.

- [7] A. Ouadi, H. Bentarzi and J. C. Maun, "A new computer based phasor measurement unit framework (Published Conference Proceedings style)," in Proc. 6th Int. Conf. SSD'09, Djerba, Tunisia, pp. 1-6, 2009.
- [8] Jyh-Cherng Gu, Sun-Li Yu, "Removal of DC offset in current and voltage signals a novel Fourier Algorithm," IEEE trans. Power Deliv. Vol.15, no.1, pp. 73-79, Jan.2003.
- [9] G. Benmouyal, " Removal of DC-offset in Current Waveforms Using Digital Mimic Filtering," IEEE trans. Power Deliv. Vol.10, no.2, pp. 621-630, April. 1995.
- [10] M.S.Sachdev and M. A. Baribeau,"A New Algorithm for Digital Impedance Relay," IEEE trans. Power Apparatus and systems.Vol.98, pp.2232-2240, November/December 1979.
- [11] A. Isaksson, "Digital Protective Relaying through Recursive Least-Squares Identification," IEE Proceedings. Part C: Generation, Transmission, and Distribution, Vol. 135, pp.441-449, 1988.
- [12] A.G. Phadke, T. Hlibka, M.,Ibrahim, " A digital computer system for EHV Substation: Analysis and Field Tests," IEEE Trans. Power Apparatus and System, Vol. PAS-95, pp. 291-301, 1976.
- [13] H. Bentarzi, R. Amr Chentir, N. Belaidi, S. Dif and N. E. Mastorakis, "A New Approach Applied to a Thermal Power Plant using Fuzzy Logic » Wseas Transactions on ADVANCES in ENGINEERING EDUCATION, 6(9), pp275-284, 2009.
- [14] H. Bentarzi, A. Ouadi, N. Ghout, F. Maamri and N. E. Mastorakis, "A New Approach Applied to Adaptive Centralized Load Shedding Scheme controllers (Published Conference Proceedings style)," in Proc. 8th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING (CSECS ), Puerto De La Cruz, Tenerife, Canary Islands, Spain, December 14-16, 2009.
- [15] J. Li, X. Xie, J. Xiao and J. Wu, " The framework and algorithm of a new phasor measurement unit", IEEE Int. Conf. on Elec. Util. Dereg., Restruc. And Power Tec. (DRPT2004), pp. 826-831, 2004.
- [16] Richard G. Lyon, Understanding Digital Signal Processing, New York, Prentice Hall, 2001.
- [17] AL-Hasawi and K.M. EL-Naggar, "A Genetic based filter or removal of DC-Offset in current and voltage signals", presented at the European Power and Energy System conference, Rhodes, Greece, 2004.
- [18] H. Karimi, "Estimation of frequency and its rate of change for applications in power systems", IEEE Trans. Power Del., vol. 19, 2004, pp. 472-480.
- [19] H. Bentarzi, " Improving Monitoring, Control and Protection of Power Grid Using Wide Area Synchro-Phasor Measurements (Published Conference Proceedings style)," in Proc. 12th WSEAS Int. Conf. on Automatic control, modeling and simulation, Catania, Italy, May 29-31, 2010.
- [20] IEEE Standard for synchrophasor for Power Systems, IEEE Std 1344-1995 (R2001).
- [21] IEEE power system relaying working group, "Synchronized Sampling and Phasor Measurements for relying and Control", IEEE Transaction on Power delivery, Vol.9, pp442-452, 1994.
- [22] S.A.Soman, "Mathematical Basis and Algorithms for Numerical Relaying", 2005.

**Abderrahmane OUADI** was born in Rouiba, Algiers, Algeria. He received his " Ingénieur d'état" in 1989 in Bab Ezzouar University USTHB and Magister Degree with honors in Electrical Engineering from Institut National d'Electricite et d'Electronique" (INELEC), Boumerdes, Algeria, in 1995.

He was a lecturer at INELEC from 1995 to 1999, he is continuing as a faculty member till date at the Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Boumerdes, Algeria. He is with a team research group of "Signals and systems Lab" since 2001. His main research focus is measurement systems and application of computer technology to power system monitoring, quality, protection and modeling of disturbances and transients in power systems. He has been a visitor researcher "chercheur visiteur" at Beams "Bio Electro-mechanical systems" energy group Laboratory, University Libre de Bruxelles, Belgium, during 2008-2010.

**Hamid BENTARZI** was born in Legata, Boumerdes, Algeria. He received both Electrical Engineering and Magister Degrees with honors from "Institut National d'Electricite et d'Electronique" (INELEC), Boumerdes, Algeria, in 1989 and 1992 respectively and Ph.D in Microelectronic systems from "Ecole Nationale Polytechnique" (ENP), Algiers, Algeria, in 2004.

He was a lecturer at INELEC, Boumerdes, Algeria, since 1991. After 1999, he has been a faculty member at the Department of Electrical and Electronic Engineering, Faculty of Engineering, University of Boumerdes, Algeria. Since 2001, he has been head of research team working in developing microelectronic systems applied to power systems in the Signal and System Laboratory, Boumerdes, Algeria.

Pr. Bentarzi interests are in the fields of microelectronics, electrical protection systems and systems reliability. He has authored and co-authored over 60 technical papers. Besides, he has been a member of organizing and technical committee of several conferences including WSEAS group.

**Jean-Claude MAUN** received the M.Sc degree in mechanical and electrical engineering in 1976 and the Ph.D. degree in Applied Sciences in 1981, both from the Free University of Brussels (ULB), Belgium.

He joined the Electrical Engineering Department of this university in 1976 and is now professor. He has been leading research projects in the field of the design of digital protections for Siemens as a consultant. His research interests include all aspects of power system protection, as well as the dynamic and control of synchronous machines.