

- efficient CMOS implementation of NCL gates for XOR-AND/OR dominated circuits,” *Asia Pacific Conf. Postgrad. Res. Microelectron. Electron.*, vol. 2017-October, pp. 37–40, 2018, doi: 10.1109/PRIMEASIA.2017.8280358.
- [27] B. G. Fawzy, M. M. Abutaleb, M. I. Eladawy, and M. Ghoneima, “Strong Indication Full-Adder Circuit for NULL Convention Logic Automation Flows,” *Isc. 2018 - 18th Int. Symp. Commun. Inf. Technol.*, no. Iscit, pp. 416–421, 2018, doi: 10.1109/ISCIT.2018.8588000.
- [28] M. C. Chang, P. H. Yang, and Z. G. Pan, “Register-Less NULL Convention Logic,” *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 64, no. 3, pp. 314–318, 2017, doi: 10.1109/TCSII.2016.2557812.
- [29] S. M. Noor and E. B. John, “Resource Shared Galois Field Computation for Energy Efficient AES/CRC in IoT Applications,” *IEEE Trans. Sustain. Comput.*, vol. 4, no. 4, pp. 340–348, Oct. 2019, doi: 10.1109/TSUSC.2019.2943878.
- [30] D. M. H. Neil H. E. Weste, *CMOS VLSI Design A Circuits and Systems Perspective*, vol. 58, no. 12. 2014.
- [31] A. J. Albert and S. Ramachandran, “NULL convention floating point multiplier,” *Sci. World J.*, vol. 2015, 2015, doi: 10.1155/2015/749569.
- [32] F. A. Parsan and S. C. Smith, “CMOS implementation comparison of NCL gates,” *Midwest Symp. Circuits Syst.*, pp. 394–397, 2012, doi: 10.1109/MWSCAS.2012.6292040.
- [33] P. Palangpour and S. C. Smith, “Sleep Convention Logic using partially slept function blocks,” *Midwest Symp. Circuits Syst.*, pp. 17–20, 2013, doi: 10.1109/MWSCAS.2013.6674574.
- [34] L. Zhou, R. Parameswaran, F. A. Parsan, S. C. Smith, and J. Di, “Multi-threshold NULL convention logic (MTNCL): An ultra-low power asynchronous circuit design methodology,” *J. Low Power Electron. Appl.*, vol. 5, no. 2, pp. 81–100, 2015, doi: 10.3390/jlpea5020081.
- [35] S. C. Smith and J. Di, *Designing asynchronous circuits using NULL convention logic (NCL)*, vol. 23. 2009.
- [36] S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson, “Speedup of Delay-Insensitive Digital Systems Using NULL Cycle Reduction,” *Proc. 10th Int. Work. Log. Synth.*, pp. 185–189, 2001.
- [37] S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson, “Delay-insensitive gate-level pipelining,” *Integr. VLSI J.*, vol. 30, no. 2, pp. 103–131, 2001, doi: 10.1016/S0167-9260(01)00013-X.
- [38] V.-L. Dao, V.-P. Hoang, A.-T. Nguyen, and Q.-M. Le, “A Compact, Low Power AES Core on 180nm CMOS Process.”

Lac Truong Tri was born in Tien Giang province, Vietnam. He received the Bachelor of Engineering in Electronics-Telecommunication Engineering major from Ho Chi Minh City University of Technology. He is studying Master of Science degree in Electronics Engineering from Ho Chi Minh City University of Technology. His field of research interest is in the domain of Null Convention Logic, Asynchronous Design Method.

Trang Hoang was born in Nha Trang city, Vietnam. He received the Bachelor of Engineering, and Master of Science degree in Electronics-Telecommunication Engineering from Ho Chi Minh City University of Technology in 2002 and 2004, respectively. He received the Ph.D. degree in Microelectronics-MEMS from CEA-LETI and University Joseph Fourier, France, in 2009. From 2009–2010, he did the postdoctorate research in Orange Lab-France Telecom. Since 2010, he is lecturer at Faculty of Electricals–Electronics Engineering, Ho Chi Minh City University of Technology. His field of research interest is in the domain of FPGA implementation, Speech Recognizer, IC architecture, MEMS, fabrication.

Creative Commons Attribution License 4.0 (Attribution 4.0 International , CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0

https://creativecommons.org/licenses/by/4.0/deed.en_US

Toi Le Thanh was born in Tay Ninh province, Vietnam. He received his M.S. degree from the Ho Chi Minh City University of Technology, Vietnam, in 2006. He has been a Lecturer of Electrical and Electronic Engineering at the University of Food Industry, Ho Chi Minh City, Vietnam, since 2003. His current research interests include asynchronous IC design and power electronics.