







- Transactions on Electron Devices*, vol. 44, no. 12, pp. 2281–2289, Dec 1997.
- [11] M. Kang and Y. Kim, “Natural Local Self-Boosting Effect in 3D NAND Flash Memory,” *IEEE Electron Device Letters*, vol. 38, no. 9, pp. 1236–1239, Sep. 2017.
- [12] Y. Kim, J. Y. Seo, S.-H. Lee, and B.-G. Park, “A New Programming Method to Alleviate the Program Speed Variation in Three-Dimensional Stacked Array NAND Flash Memory,” *Journal of Semiconductor Technology and Science*, vol. 14, no. 5, pp. 566–571, Oct. 2014.
- [13] T. Cho, Y.-T. Lee, E.-C. Kim, J.-W. Lee, S. Choi, S. Lee, D.-H. Kim, W.-G. Han, Y.-H. Lim, J.-D. Lee, J.-D. Choi, and K.-D. Suh, “A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes,” *IEEE Journal of Solid-State Circuits*, vol. 36, no. 11, pp. 1700–1706, Nov 2001.
- [14] P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada, F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo, I. Vo, S. K. Esser, R. Appuswamy, B. Taba, A. Amir, M. D. Flickner, W. P. Risk, R. Manohar, and D. S. Modha, “A million spiking-neuron integrated circuit with a scalable communication network and interface,” *Science*, vol. 345, no. 6197, pp. 668–673, 2014.
- [15] Sentaurus Device User Guide, Ver. I-2013.12, Synopsys Inc., Mountain View, CA, USA.
- [16] C. Diorio, P. Hasler, B. A. Minch, and C. A. Mead, “A Single-Transistor Silicon Synapse,” *IEEE Transactions on Electron Devices*, vol. 43, no. 11, pp. 1972–1980, Nov. 1996.
- [17] P. Hasler, B. A. Minch, and C. Diorio, “Adaptive circuits using pFET floating-gate devices,” in *Proc. 20th Annu. Device Res. Conf.*, March 1999, pp. 215–229.
- [18] H. Kim, S. Cho, M.-C. Sun, J. Park, S. Hwang, and B.-G. Park, “Simulation Study on Silicon-Based Floating Body Synaptic Transistor with Short- and Long-Term Memory Functions and Its Spike Timing-Dependent Plasticity,” *Journal of Semiconductor Technology and Science*, vol. 16, no. 15, pp. 657–663, Oct. 2016.
- [19] H.-T. Lue, T.-H. Hsu, Y.-H. Hsiao, S.-C. Lai, E.-K. Lai, S.-P. Hong, M.-T. Wu, F. H. Hsu, N. Z. Lien, C.-P. Lu, S.-Y. Wang, J.-Y. Hsieh, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, “Understanding STI edge fringing field effect on the scaling of charge-trapping (CT) NAND Flash and modeling of incremental step pulse programming (ISPP),” in *Electron Devices Meeting (IEDM)*, Dec. 2009, pp. 1–4.
- [20] Y. LeCun, Y. Bengio, and G. Hinton, “Deep learning,” *Nature*, vol. 521, pp. 436–444, 2015.
- [21] A. L. Maas, A. Y. Hannun, and A. Y. Ng, “Rectifier nonlinearities improve neural network acoustic models,” in *Proc. Int. Conf. Mach. Learn. (ICML)*, 2013.
- [22] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet classification with deep convolutional neural networks,” in *Proc. Neural Inf. Process. Syst. (NIPS)*, 2013.
- [23] G. W. Burr, R. M. Shelby, S. Sidler, C. d. Nolfo, J. Jang, I. Boybat, R. S. Shenoy, P. Narayanan, K. Virwani, E. U. Giacometti, B. N. Kurdi, and H. Hwang, “Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element,” *IEEE Transactions Electron Devices*, vol. 62, no. 11, pp. 3498–3507, July. 2015.