

Nqy "Xqnci g'Nqy "Rqy gt'HI O QU'dcugf "Xqnci g" F khhgt gpekpi "Vtcpuqpf wvcpeg'Co r khhgt'cpf "Ku" Cr r nkcvkqpu

Charu Rana¹, Dinesh Prasad¹, Neelofar Afzal¹
¹Jamia Millia Islamia, New Delhi, India
Charurana707@gmail.com

ABSTRACT

This paper presents a low voltage low power configuration of voltage differencing transconductance amplifier based on floating gate MOSFET. The proposed VDTA variant operates at supply voltage ± 0.7 V with total static power dissipation of $90 \mu\text{W}$ due to low voltage feature of floating gate MOSFET. The circuit maintains the acceptable bandwidth of 173 MHz with increase linear input voltage range. Two applications have been presented to demonstrate the effectiveness of the proposed active block. A novel first order differential all pass filter employing a single FGMOS based VDTA and three capacitors has been implemented. This filter exhibits low THD of output signal and can be tuned by bias current. As another application, voltage mode dual input and dual output filter has been discussed to realize low, high and band pass filter functions. The band pass filter is tunable over frequency range from 98.4 MHz to 3.37 MHz. The simulations are accomplished using SPICE and TSMC 180 nm CMOS technology to validate the efficacy of the proposed circuit.

Keywords: Floating gate MOSFET; voltage differencing transconductance amplifier; low voltage; low power.

1. INTRODUCTION

The profound demand of portable electronic devices and scaling of technology have impelled researchers to develop low voltage analog signal processing circuits. Various low voltage analog techniques including bulk driven, self-cascade, sub-threshold MOSFETs, floating gate MOSFETs [1]-[7] exist in literature to design low voltage analog systems while meeting design specifications. FGMOSFET is the most suitable technique for low voltage low power analog applications as it reduces the dependency on threshold voltage. The supply voltage and power dissipation can be reduced in applications using floating gate MOSFET technique. Various analog signal processing circuits have been designed using a number of new active elements [8]-[21]. The behavioral model of various new active elements is reported in [8]. One of the active element mentioned in [8] is voltage differencing transconductance amplifier (VDTA) which is formed by replacing current differencing unit of current differencing transconductance amplifier (CDTA) by voltage differencing unit thereby enhancing the electronic tunability of the circuit. VDTA can be used in

voltage as well as transconductance based applications as it possesses two different values of trans conductance along with current outputs while input applied is differential voltage. Various applications based on VDTA are reported in [22,23]. The simple CMOS realization of VDTA proposed by Yesil et al .[15] is quite interesting but lacks in low power feature of an active element. Therefore, the objective of this paper is to propose a modified VDTA using FGMOS technique working at low supply voltage with reduced power consumption. Two applications of FGMOS based VDTA have been realized in this paper. A new first order differential all pass filter is implemented using a single FGMOS VDTA and three capacitors. Another application is voltage mode biquad filter exhibiting low, high and band pass filter functions. It is designed using a single FGMOS VDTA and two capacitors.

Section II of the paper gives the basic of FGMOS transistor and its operation. The new low power FGMOS based VDTA is explained in section III. Both applications of FGMOS based VDTA is implemented in section IV. Simulation results and comparison are given in section V followed by conclusion in section VI.

2. FLOATING GATE MOSFET

Floating gate MOSFET is a low voltage analog design technique. It has a floating gate with n number of inputs. Two layers of polysilicon are used to form first and secondary gates. Fig. 1 shows the FGMOS with N input and its equivalent circuit considering all capacitances and connections.




Figure 1 (a). Floating gate MOSFET with N inputs




Figure 1 (b). Equivalent circuit floating gate MOSFET




Figure 1 (c). Model of floating gate MOSFET with two inputs

The capacitance of FGMOSFET can be given as a sum of all capacitances C_N where it ranges from 1 to N including capacitance at floating gate as well as parasitic capacitance present in the MOSFET. The voltage at floating gate is V_{FG} and expressed in equation (2) after assuming that there is isolation at floating gate and V_i are the inputs voltages and Q_{FG} is amount of charge trapped in FGMOS while fabricating it.

$$C_T = C_{GB} + C_{GD} + C_{GS} + \sum_{i=1}^N C_N \quad (1)$$

$$V_{FG} = \sum_{i=1}^N \frac{C_i V_i}{C_T} + \frac{C_{GS} V_D}{C_T} + \frac{C_{GS} V_S}{C_T} + \frac{Q_{FG}}{C_T} \quad (2)$$

The current of FGMOS transistor operating in linear and saturation region are expressed as

$$I_D = \frac{\mu C_{ox} W}{2L} \left(\left(\sum_{i=1}^N \frac{C_i V_i}{C_T} + \frac{C_{GD} V_D}{C_T} + \frac{C_{GB} V_B}{C_T} + \frac{Q_{FG}}{C_T} - VT \right) V_D - \frac{V_D^2}{2} \right) \quad (3a)$$

$$I_D = \frac{\mu C_{ox} W}{2L} \left(\sum_{i=1}^N \frac{C_i V_i}{C_T} + \frac{C_{GD} V_D}{C_T} + \frac{C_{GB} V_B}{C_T} + \frac{Q_{FG}}{C_T} - VT \right)^2 \quad (3b)$$

The aspect ratio and threshold voltage of FGMOS are W/L and V_T and V_S, V_D, V_B are terminal voltages of FGMOS at terminals.

If we assume that the sum of all capacitances C_i very large compared to parasitic capacitances C_{GD}, C_{GB} and Q_{FG} , then the equations 3(a) and 3(b) can be simplified as

$$I_D = \frac{\mu C_{ox} W}{2L} \left(\left(\sum_{i=1}^N \frac{C_i V_i}{C_T} - VT \right) V_D - \frac{V_D^2}{2} \right) \quad (4a)$$

$$I_D = \frac{\mu C_{ox} W}{2L} \left(\sum_{i=1}^N \frac{C_i V_i}{C_T} - VT \right)^2 \quad (4b)$$

The macro model of FGMOS transistor [6] given in the fig. 1(c) is used to simulate it to overcome the issue of dc

convergence. A resistor of large value is connected in parallel with each capacitor to form floating gate inputs and the condition to be fulfilled is $R_i = 1/(kC_i) = 1000 \text{ G}\Omega$ where k is the transconductance parameter and C_i is the respective input capacitance value.

3. PROPOSED FGMOS BASED VDTA

The novel low voltage implementation and circuit symbol of the FGMOS based VDTA is shown in the figure 2 and 3. Two transconductance stages [23] with two floating gate MOSFETs in each stage are utilized to realize the circuit. The two input FGMOSFET is implemented as mentioned in [24]. The proposed block exhibits salient features such as low quiescent power dissipation while maintaining acceptable bandwidth .

The differential input voltage is applied at V_P and V_N of the first transconductance stage and transformed to current I_Z at terminal z by transconductance gain of first stage. The intermediate voltage at terminal Z contributes to currents at terminals $x+$ and $x-$ by transconductance gain of second stage. Both transconductance gains are electronically tunable by bias currents available externally. The terminal relationship of VDTA is described below :

$$\begin{bmatrix} I_Z \\ I_{x+} \\ I_{x-} \end{bmatrix} = \begin{bmatrix} g_{m1} & g_{m1} & 0 \\ 0 & 0 & g_{m2} \\ 0 & 0 & -g_{m2} \end{bmatrix} \begin{bmatrix} V_p \\ V_n \\ V_z \end{bmatrix}$$




Figure 2: FGMOS VDTA implementation




Figure 3 : Symbol of VDTA

By using the analysis in mentioned in [23] and in equation XX, the input and output small signal transconductance are found to be:

$$g_{ma} = \left(\frac{C_1/C_T g_{m1a} * C_2/C_T g_{m2a}}{C_1/C_T g_{m1a} + C_2/C_T g_{m2a}} \right) + \left(\frac{g_{m3a} * g_{m4a}}{g_{m3a} + g_{m4a}} \right) \quad (5)$$

$$g_{mb} = \left(\frac{C_1/C_T g_{m1b} * C_2/C_T g_{m2b}}{C_1/C_T g_{m1b} + C_2/C_T g_{m2b}} \right) + \left(\frac{g_{m3b} * g_{m4b}}{g_{m3b} + g_{m4b}} \right) \quad (6)$$

C_1 and C_2 are input capacitances of transistors M_1 and M_2 of both stages and C_T is the total capacitance as shown in the equation 1.

where g_i is defined as the transconductance of a transistor and given by equation 7

$$g_i = \sqrt{I_{Bi} \cdot \mu \cdot C_{ox} \cdot \frac{W_i}{L_i}} \quad (7)$$

I_B is the bias current of i th transistor, μ is the mobility of either nmos or pmos transistor, C_{ox} is gate oxide capacitance per unit area and W/L is aspect ratio of i th transistor.

The output impedance of the circuit at output stage is given as

$$r_{out} = \left(\frac{C_1/C_T g_{m1b} C_1/C_T g_{m2b} g_{m3b} g_{m4b}}{C_1/C_T g_{m1b} C_1/C_T g_{m2b} (g_{m3b} + g_{m4b})} \right) + (C_1/C_T g_{m1b} + C_1/C_T g_{m2b}) g_{m3b} g_{m4b} \quad (8)$$

After simplification, the above expression is

$$r_{out} = \left(\frac{g_{m1b} g_{m2b} g_{m3b} g_{m4b}}{g_{m1b} g_{m2b} (g_{m3b} + g_{m4b})} \right) + (g_{m1b} + g_{m2b}) g_{m3b} g_{m4b} \quad (9)$$

Thus, the circuit maintains the high output conductance at output stage while lowering the supply voltage.

4. APPLICATIONS OF FGMOS BASED VDTA

4.1 First Order Differential All Pass Filter

A new differential first order all pass filter is proposed in this section. It is implemented using on a single FGMOS VDTA and three capacitors as illustrated in the figure 4. V_1 and V_2 are the input signals applied at input terminals of FGMOS based VDTA and V_{id} is the difference of input voltages V_1 and V_2 . The output voltage V_o and output

current I_o are obtained from output terminals x^- and x^+ respectively.




Figure 4. FGMOS VDTA based first order differential all pass filter.

According to KCL and routine analysis, the current I_z is expressed as

$$I_1 + I_2 + I_3 - I_5 = 0 \quad (10)$$

Using the properties of VDTA, the simplified equation is

$$g_{m1} V_2 - g_{m1} V_1 + sC_1(V_1 - V_o) + sC_2(V_o - V_2) - g_{m2} V_o - sC_3 V_o = 0 \quad (11)$$

Assuming that all three capacitors are equal,

$$-g_{m1}(V_1 - V_2) + sC(V_1 - V_2) - g_{m2} V_o - sC V_o = 0 \quad (12)$$

$$(sC - g_{m1})(V_1 - V_2) - g_{m2} V_o - sC V_o = 0 \quad (13)$$

$$(sC - g_{m1})(V_1 - V_2) = (sC + g_{m2}) V_o \quad (14)$$

$$\frac{V_o}{(V_1 - V_2)} = \frac{(sC - g_{m1})}{(sC + g_{m2})} \quad (15)$$

Consider $g_{m1} = g_{m2}$ for simplification,

$$\frac{V_o}{(V_{id})} = \frac{(sC - gm)}{(sC + gm)} \quad (16)$$

$$I_o = I_{x+} = g_{m2} V_o \quad (17)$$

$$\frac{I_o}{(V_{id})} = g_{m2} \frac{(sC - gm)}{(sC + gm)} \quad (18)$$

The phase response, voltage gain and transconductance gain of this differential all pass filter is

$$\Phi(\omega_p) = \pi - 2 \tan^{-1} \left(\frac{\omega_p C}{g_m} \right) \quad (19)$$

$$\left| \frac{V_o}{(V_1 - V_2)} \right| = \left| \frac{V_o}{(V_{id})} \right| = 1 \quad (20)$$

$$\left| \frac{I_o}{(V_{id})} \right| = g_m \quad (21)$$

which further can be written as

$$\left| \frac{I_o}{(V_{id})} \right| = \sqrt{I_B \mu C_{ox} (W/L)} \quad (22)$$

and the pole frequency is

$$\omega_p = \left(\frac{c}{\sqrt{I_B \mu C_{ox} (W/L)}} \right) \quad (23)$$

The sensitivities w.r.t ω_p are mentioned below.

$$S_{IB}^{wp} = 1.5, S_C^{wp} = -1 \quad (24)$$

4.1.1 Non-Ideal Analysis

The effect of parasitic impedances and voltage and current tracking errors on performance of differential all pass filter is discussed in this section. Non-ideal terminal relationship of FGMOS VDTA is given below:

$$\begin{bmatrix} I_z \\ I_{x+} \\ I_{x-} \end{bmatrix} = \begin{bmatrix} \alpha_p g_{m1} & \alpha_n g_{m1} & 0 \\ 0 & 0 & \beta g_{m2} \\ 0 & 0 & -\beta g_{m2} \end{bmatrix} \begin{bmatrix} V_p \\ V_n \\ V_z \end{bmatrix}$$

where α_p and α_n are errors in transconductance gain from p and n terminals to z terminal. β denotes the error in the transconductance gain from z to x terminal.

Parasitic effects

Assume that the parasitic impedances at terminals p,n,z and x are $R_p, C_p, R_n, C_n, R_z, C_z, R_x$ and C_x respectively. C_i is the summation of parasitic capacitances at n, z and x terminals and G_i is addition of conductance at n, z and x terminals. Considering these impedances, the modified voltage and current transfer functions are:

$$\frac{V_o}{(V_{id})} = \frac{(sC - \alpha_n g_{m1})}{(s(C+Ci) + G_i + \beta g_{m2})} \quad (25)$$

$$\frac{I_o}{(V_{id})} = \beta g_{m2} \left(\frac{(sC - \alpha_n g_{m1})}{(s(C+Ci) + G_i + \beta g_{m2})} \right) \quad (26)$$

The pole frequency, phase response and voltage gain due to modified expressions are:

$$\omega_p = \left(\frac{G_i + \alpha_n g_m}{C + C_i} \right) \quad (27)$$

$$\Phi(\omega_p) = \pi - 2 \tan^{-1} \left(\frac{\omega_p C}{\alpha_n g_m} \right) - 2 \tan^{-1} \left(\frac{\omega_p (C + C_i)}{G_i + \beta g_{m2}} \right) \quad (28)$$

$$\left| \frac{V_o}{(V_{id})} \right| = \frac{\sqrt{(\omega_p C)^2 - (\alpha_n g_m)^2}}{\sqrt{(\omega_p (C + C_i))^2 + (G_i + \beta g_{m2})^2}} \quad (30)$$

It can be seen that parasitic impedances affect pole frequency, phase response and voltage gain.

4.2 Universal Biquad Filter using FGMOS VDTA

The voltage mode biquad filter is implemented using the proposed FGMOS based VDTA and two capacitors as shown in the fig. 3.2. The filter has two inputs and two outputs. Low pass, high pass and band pass functions are realized using this filter with condition mentioned in the table 1




Figure 5. FGMOS VDTA based LP,HP, BP filters implementation

Table 1 Input conditions for biquad filter.

Input Conditions	Filter Function
V1= Vin, V2=0	Low Pass, Band Pass
V1=0, V2= Vin	High Pass, Band Pass

The respective transfer functions according to the input conditions can be given as

For $V_1 = V_{in}$ and $V_2 = 0$

$$\frac{V_{out2}}{V_{in}} = \frac{sC_1 g_{m1}}{s^2 C_1 C_2 + sC_1 g_{m2} + g_{m1} g_{m2}} ; \text{BP filter function} \quad (32)$$

$$\frac{V_{out1}}{V_{in}} = \frac{g_{m1}g_{m2}}{s^2 C_1 C_2 + s C_1 g_{m2} + g_{m1}g_{m2}} ; \text{LP filter function} \quad (33)$$

For $V_2 = V_{in}$ and $V_1 = 0$

$$\frac{V_{out1}}{V_{in}} = \frac{s C_2 g_{m2}}{s^2 C_1 C_2 + s C_1 g_{m2} + g_{m1}g_{m2}} ; \text{BP filter function} \quad (34)$$

$$\frac{V_{out2}}{V_{in}} = \frac{s^2 C_1 C_2}{s^2 C_1 C_2 + s C_1 g_{m2} + g_{m1}g_{m2}} ; \text{HP filter function} \quad (35)$$

The quality factor Q , frequency ω_0 and bandwidth BW are given by equations mention below:

$$Q = \sqrt{\frac{g_{m1} C_2}{g_{m2} C_1}} \quad (36)$$

$$\omega_0 = \sqrt{\frac{g_{m1} g_{m2}}{C_1 C_2}} \quad (37)$$

$$BW = \frac{g_{m2}}{C_2} \quad (38)$$

The sensitivities wr.t frequency is expressed as

$$S_{g_{m1}}^{w_0} = S_{g_{m2}}^{w_0} = 0.5, S_{C_1}^{w_0} = S_{C_2}^{w_0} = -0.5 \quad (39)$$

4.2.1 Non Ideal Analysis

Parasitic effects

The filter implementation circuit based on FGMOS VDTA is shown in the figure 5 will be analyzed to check the effect of parasitic impedances. Ideally, capacitances appearing at respective terminals p, n,z and x are approximately zero in value and resistances appearing in parallel at respective terminals are very high valued. As shown the figure 5, a grounded capacitor C_2 is connected to port Z to terminate it and after parasitic inclusion, it appears in parallel to parasitic R_z and C_z . ($R_z \parallel C_z$). The value of C_2 used in the design is quite higher than C_z and the value of R_z is much higher than external impedance at port z in the circuit. Hence, there is no unwanted pole contribution due to parasitic.

5. SIMULATION RESULTS AND COMPARISON

Floating gate MOSFET based realization of voltage differencing transconductance amplifier is proposed in this work using the model given by Adrel-Goldminz [23]. The design is simulated using SPICE in technology TSMC 0.18 μm . The aspect ratios of each transistor in the circuit are given in the table 2.

Table 2. Aspect ratio of FGMOS VDTA transistors

Transistors	W/L ratio
M1,M2,M5,M6	10
M3, M4, M7, M8	48

The VDTA circuit utilizes four FGMOSFETs with capacitors, $C_1=C_2=200$ fF and $V_B= 0.7\text{V}$. The DC transfer characteristics curve of IX^- and IX^+ with respect to V_Z for the proposed VDTA is shown in the fig. 6. All bias currents are $I_{B1}= I_{B2}= I_{B3}= I_{B4}=150 \mu\text{A}$. It is clear from this figure that maximum input voltage range goes from -0.6V to $+0.6\text{V}$ which provides wide input voltage range for operation at low supply voltage of $\pm 0.7\text{V}$. The DC response of input stage of VDTA can be given by IX^+ as shown in the fig. 7 Fig. 8 shows the transconductance gain of 74 dB at biasing currents of $150 \mu\text{A}$. The bandwidth of proposed VDTA is 173 MHz as shown in the fig.9, so it can be utilized for applications requiring wide frequency range.




Figure 6: IX^- and IX^+ with respect to V_Z




Figure 7 : IX^+ with respect to V_Z

Table 3 depicts the comparison between the CMOS VDTA in [15] and FGMOS VDTA proposed in this paper. The supply voltage is lower than circuit in [15] and power dissipation is low. The filter application also operates at same low supply voltage $\pm 0.7\text{V}$ and input voltage linear range is increased thus increasing the input voltage range.

Differential all pass filter is simulated with each capacitor value of 1pF. The transient response of the circuit for applied differential input of 150mV with frequency 1 MHz. Low THD with respect to differential input voltage at pole is achieved for all pass filter at pole frequency and is shown in the fig.11. The voltage mode filter with dual inputs and outputs is simulated using the proposed FGMOS based VDTA with $C1 = 1 \text{ pF}$ and total capacitance at Z terminal, $CT = 1 \text{ pF}$ to attain quality factor of 1 at supply voltage of $\pm 0.7 \text{ V}$. A Center frequency of approximately 100 MHz is achieved. conditions $V2 = Vin$ and $V1 = 0$. Fig. 12 shows gain frequency responses of band pass, high pass and low pass filter functions with center frequency of around 100 MHz when $V1 = Vin$ and $V2 = 0$ and high pass and bandpass filter functions for input conditions $V2 = Vin$ and $V1 = 0$




Figure 10. Transient response of differential all pass filter using FGMOS VDTA.

Table 3: Comparison of proposed work with [15]




Figure 8: Transconductance gain (I_Z/V_P-V_N) at biasing current of $150\mu\text{A}$.

Parameters	[15]	Proposed work
Technology	180nm	180nm
Supply Voltage	$\pm 0.9\text{V}$	$\pm 0.7\text{V}$
Input Range	$\pm 0.4\text{V}$	-0.6V to +0.6V
Bandwidth at $150\mu\text{A}$	Not reported	173Mhz
Power consumption	Not reported	$90\mu\text{W}$




Figure 9: Bandwidth of proposed VDTA.




Figure 11: Gain frequency responses of LP, BP, HP filters using FGMOS VDTA




Figure 12: Tuning of frequency for band pass response

Figure 12 shows the tuning of frequency for band pass response. Biasing current is varied from 150 μA to 50 μA with constant quality factor. The pole is varying with variation in the biasing current. The frequency at biasing current 150 μA for band pass function is 98.47 MHz. It varies frequency, f_o from 98.47 MHz to 39.37 MHz. By reducing biasing current to its half value, the frequency also reduces to half of f_o .

6. CONCLUSIONS

This article presents FGMOS based voltage differencing transconductance to meet the demand of low power applications. The circuit is operating at lower supply voltage with lesser power dissipation. The block provides wide linear voltage range in addition to wider bandwidth. Two applications: first order differential all pass filter and voltage mode universal filter are realized using FGMOS VDTA. Both applications validate the effectiveness of the proposed circuit. FGMOS VDTA is useful for low voltage analog signal processing applications.

ACKNOWLEDGMENT

The authors thank to ECE department of Jamia Millia Islamia, India for providing VLSI laboratory facility.

REFERENCES

- [1] S.S Rajput, S .Jamuar. Low voltage analog circuit design techniques. IEEECAS Magazine. 2002; 2,24–42.
- [2] Y. Haga, H. Zare-Hoseini, L.Berkovi, I. Kale. Design of a0.8V fully differential CMOS OTA using the bulk-driven technique. IEEE Int. Symp. Circuits Syst.I. 2005; 12, 220–223.
- [3] B. Aggarwal, M.Gupta, A.Gupta. Analysis of low voltage bulk-driven self- biased high swing cascade current mirror. Microelectronic Journal. 2013;44,225–235.
- [4] T.S,Lande, D.Wisland, T.Soether.T, Y. Berg. FLOGIC- Floating gate logic for low- power operation. Proceedings of the 3rd IEEE International Conference on Electronics, Circuits and Systems. 1962; 2, 1041–1044.
- [5] M. Gupta, R.Pandey. Low-voltage FGMOS based analog building blocks. Microelectronic Journal,2001;42, 903-912.
- [6] E. Rodriguez-Villegas. Low power and low voltage circuit design with the FGMOS transistor. IET Circuits, Devices and Systems Series. 2006; 20
- [7] K.J.Baek, J. Gim, H.Kim , Y. Kim. Analogue circuit design methodology using self-cascode structures. Electronics Letters, 2006; 49.
- [8] D. Bolek, R. Senani, V. Blolkova, Z. Kolka. Active elements for analog signal processing: classification, review, and new proposals. Radioengineering. 2008;17, 15–32.
- [9] S. Sedra, K.C.Smith. A second generation current conveyor and its application. IEEE Transactions on Circuit Theory. 1996;17, 132 – 134.
- [10]N. Shah, M. Rather.Voltage mode OTA based active-C universal filter and its transformation into CFA based RC- filter. Indian Journal of Pure Applied Physics. 2006; 44, 402–406.
- [11] B.Kim, J. Sim, H. Park.H. An OTA with Positive Feedback Bias Control for Power Adaptation Proportional to Analog Workloads. Journal of Semiconductor Technology and Science. 2015;15
- [12]F. Kacar, A. Yesil, A. Noori. A. New CMOS realization of voltage differencing buffered amplifier and its biquad filter applications. Radioengineering. 2012;21, 333–339.
- [13]J. Horng. High input impedance voltage-mode universal biquadratic filter using two OTAs and one CCII. International Journal of Electronics.2003;90, 185–191.
- [14]S.DYu. Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp, Journal of semiconductor technology and science. 2014;14.
- [15]A.Yesil, F.Kacar, H.Huntman. New simple CMOS realization of Voltage Differencing Transconductance Amplifier and its RF filter applications. Radioengineering . 2011; 20.
- [16]A. Ranjan, S.K Paul.S.K. Voltage mode universal biquad using CCCII. Active Passive Electronics Component. 2011;14,1402-1410.
- [17]K. Kan, N. Nakano. Design of High Order LPF with On Chip Active Inductor Using 0.18 micron CMOS Technology, Journal of Engineering Science and Technology, 2017; 9 ,85-90.
- [18]M. Sirirpruchyanun, W. Jaikla.W. Current controlled current conveyor transconductance amplifier (CCCCTA): a building block for analog signal processing. Electr.Eng. 2008 ;90, 443–453.
- [19]C. Acar, S. Ozoguz. A new versatile building block: Current differencing buffered amplifier suitable for

analog signal processing filters. *Microelectronics Journal*, 1999;30, 157 – 160.

- [20] N. Hengam and J. Mahatanakul. A Simple and Accurate Formula for Oscillating Amplitude of CMOS LC Differential Oscillator, *ECTI Transactions on Electrical Eng., Electronics, and Communications*, 2015;13, 18-26.
- [21] N. Herencsar, S. Minae, J.Koton, E.Yuce.E, V. Vrba. New resistorless and electronically tunable realization of dual-output VMall-pass filter using VDIBA. *Analog Integrated Circuits Signal Process.*2013;74, 141–154
- [22] R. Sotner, J. Jerabek, N. Herencsar. Voltage differencing buffered/inverted amplifiers and their applications for signal Generation. *Radioengineering*. 2013;22,490-504.
- [23] A. F. Arbel, L. Goldminz. Output stage for current-mode feedback amplifiers, theory and applications. *Analog Integrated Circuits and Signal Processing*, 2013; 12,243 – 255.
- [24] E. Sinencio. Floating gate techniques and applications .Analog and Mixed- Signal Center, TAMU.